|
Volumn 2, Issue , 2003, Pages
|
Implementation of a parallel turbo decoder with dividable interleaver
|
Author keywords
[No Author keywords available]
|
Indexed keywords
ALGORITHMS;
CMOS INTEGRATED CIRCUITS;
COMPUTATIONAL COMPLEXITY;
VLSI CIRCUITS;
TURBO DECODER;
DECODING;
|
EID: 17144472503
PISSN: 02714310
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (12)
|
References (9)
|