Complete logic functionality of reconfigurable RTD circuit elements

IEEE Transactions on Nanotechnology

Volumn 8, Issue 5, 2009, Pages 631-642

  Zheng, Yexin ^a   Huang, Chao ^a  

^a Virginia Polytechnic Institute and State University   (United States)

Author keywords

Reconfigurable architectures; Resonant tunneling diodes (RTDs); Threshold logic circuits

Indexed keywords

BINARY CONTROLS; BOOLEAN LOGIC; CIRCUIT DESIGNS; CIRCUIT ELEMENTS; CIRCUIT FUNCTIONALITY; CMOS TECHNOLOGY; DATA GENERATION; DESIGN CONCEPT; DESIGN TRADEOFF; DYNAMIC RECONFIGURABILITY; EFFICIENT CONTROL; ENCODING SCHEMES; HETEROSTRUCTURES; HIGH-SPEED SWITCHING; HSPICE SIMULATIONS; LOGIC FUNCTIONALITY; LOGIC FUNCTIONS; LOOK UP TABLE; MATHEMATICAL PROOF; MULTITHRESHOLD; NANO-DEVICES; NANOSCALE DEVICE; NEGATIVE DIFFERENTIAL RESISTANCES; PHYSICAL BARRIERS; PROGRAMMABLE LOGIC; RE-CONFIGURABLE; RECONFIGURABLE ARCHITECTURE; RECONFIGURABLE ARCHITECTURES; RECONFIGURABLE CIRCUITS; RECONFIGURATION COSTS; RESONANT TUNNELING DIODES; RESONANT TUNNELING DIODES (RTDS); SELF-LATCHING; SHANNON EXPANSION; THRESHOLD GATES; TRANSITION LOGIC; VARIABLE FUNCTIONS;

BOOLEAN FUNCTIONS; CMOS INTEGRATED CIRCUITS; ELECTRON TUBE DIODES; INTEGRATED CIRCUIT MANUFACTURE; NANOSTRUCTURED MATERIALS; RESONANT TUNNELING; SEMICONDUCTOR DIODES; SWITCHING CIRCUITS; TABLE LOOKUP; TEMPERATURE MEASURING INSTRUMENTS; THRESHOLD LOGIC; TUNNEL DIODES; WIND TUNNELS;

LOGIC CIRCUITS;

EID: 70349339011     PISSN: 1536125X     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNANO.2009.2016563     Document Type: Article

References (39)

1. International Technology Roadmap for Semiconductors (ITRS). (2009). [Online]. Available: http://www.itrs.net 2009.
2. W. Porod, C. S. Lent, G. H. Bernstein, A. O. Orlov, I. Amlani, G. L. Snider, and J. L. Merz, "Quantum-dot cellular automata: Computing with coupled quantum dots," Int. J. Electron., vol.86, no.5, pp. 549-590, May 1999.
3. M. R. Stan, P. D. Franzon, S. C. Goldstein, J. C. Lach, and M. M. Ziegler, "Molecular electronics: From devices and interconnect to circuits and architecture," Proc. IEEE, vol.91, no.11, pp. 1940-1957, Nov. 2003.
4. A. DeHon and K. K. Likharev, "Hybrid CMOS/nanoelectronic digital circuits: Devices, architectures, and design automation," in Proc. Int. Conf. Comput.-Aided Des., Nov. 2005, pp. 375-382.
5. V. A. Sverdlov, T. J. Walls, and K. K. Likharev, "Nanoscale silicon MOS-FETs: A theoretical study," IEEE Trans. Electron Devices, vol.50, no.9, pp. 1926-1933, Sep. 2003.
6. K. K. Likharev, "Single-electron transistors: Electrostatic analogs of the DC SQUIDS," IEEE Trans. Magn., vol.MAG-23, no.2, pp. 1124-1145, Mar. 1987.
7. T. A. Fulton, P. L. Gammel, and L. N. Dunkleberger, "Determination of Coulomb-blockade resistances and observation of the tunneling of single electrons in small-tunnel-junction circuits," Phys. Rev. Lett., vol.67, no.22, pp. 3148-3151, Nov. 1991.
8. S. Tiwari, F. Rana, H. Hanafi, A. Hartstein, E. F. Crabbe, and K. Chan, "A silicon nanocrystals based memory," Appl. Phys. Lett., vol.68, no.10, pp. 1377-1379, Mar. 1996.
9. L. L. Chang, L. Esaki, and R. Tsu, "Resonant tunneling in semiconductor double barriers," Appl. Phys. Lett., vol.24, no.12, pp. 593-595, Jun. 1974.
10. W. Williamson, S. B. Enquist, D. H. Chow, H. L. Dunlap, S. Subramaniam, P. Lei, G. H. Bernstein, and B. K. Gilbert, "12 GHz clocked operation of ultralow power interband resonant tunneling diode pipelined logic gates," IEEE J. Solid-State Circuits, vol.32, no.2, pp. 222-231, Feb. 1997.
11. H. Matsuzaki, T. Itoh, and M. Yamamoto, "A novel high-speed flip-flop circuit using RTDs and HEMTs," in Proc. Great Lake Symp. VLSI, Mar. 1999, pp. 154-157.
12. T. P. E. Broekaert, B. Brar, J. P. A. van der Wagt, A. C. Seabaugh, F. J. Morris, T. S. Moise, E. A. Beam, and G. A. Frazier, "A monolithic 4-bit 2-Gsps resonant tunneling analog-to-digital converter," IEEE J. Solid-State Circuits, vol.33, no.9, pp. 1342-1349, Sep. 1998.
13. J. P. A. van der Wagt, "Tunneling-based SRAM," Proc. IEEE, vol.87, no.4, pp. 571-595, Apr. 1999.
14. J. P. Shen, G. Kramer, S. Tehrani, and H. Goronkin, "Static random access memories based on resonant interband tunneling diodes in the InAs/GaSb/AlSb material system," IEEE Electron Device Lett., vol.16, no.5, pp. 178-180, May 1995.
15. M. Bhattacharya, S. Kulkarni, A. Gonzalez, and P. Mazumder, "A proto-typing technique for large-scale RTD-CMOS circuits," in Proc. Int. Symp. Circuits Syst., May 2000, pp. 635-638.
16. J. I. Bergman, J. Chang, Y. Joo, B. Matinpour, J. Laskar, N. M. Jokerst, M. A. Brooke, B. Brar, and E. Beam, "RTD/CMOS nanoelectronic circuits: Thin-film InP-based resonant tunneling diodes integrated with CMOS circuits," IEEE Electron Device Lett., vol.20, no.3, pp. 119-122, Mar. 1999.
17. J. N. Schulman, H. J. D. L. Santos, and D. H. Chow, "Physics-based RTD current-voltage equation," IEEE Electron Device Lett., vol.17, no.5, pp. 220-222, May 1996.
18. Z. Yan and M. J. Deen, "New RTD large-signal DC model suitable for PSPICE," IEEE Trans. Comput.-Aided Des., vol.14, no.2, pp. 167-172, Feb. 1995.
19. J. Sun, G. I. Haddad, P. Mazumder, and J. N. Schulman, "Resonant tunneling diodes: Models and properties," Proc. IEEE, vol.86, no.4, pp. 641-660, Apr. 1998.
20. M. Bhattacharya and P. Mazumder, "Augmentation of SPICE for simulation of circuits containing resonant," IEEE Trans. Comput.-Aided Des., vol.20, no.1, pp. 39-50, Jan. 2001.
21. K. Maezawa, T. Akeyoshi, and T. Mizutani, "Functions and applications of monostable-bistable transition logic elements (MOBILEs) having multiple-input terminals," IEEE Trans. Electron Devices, vol.41, no.2, pp. 148-154, Feb. 1994.
22. K. Maezawa, H. Matsuzaki, M. Yamamoto, and T. Otsuji, "High-speed and low-power operation of a resonant tunneling logic gate MOBILE," IEEE Electron Device Lett., vol.19, no.3, pp. 80-82, Mar. 1998.
23. M. J. Avedillo, J. M. Quintana, H. Pettenghi, P. M. Kelly, and C. J. Thompson, "Multi-threshold threshold logic circuit design using resonant tunneling devices," Electron Lett., vol.39, no.21, pp. 1502-1504, Oct. 2003.
24. Q. Sheng, Threshold Logic. Toronto, ON, Canada: Ryerson Press, 1969.
25. S. Muroga, Threshold Logic and Its Applications. New York: Wiley Interscience, 1971.
26. R. Zhang, P. Gupta, L. Zhong, and N. K. Jha, "Synthesis and optimization of threshold logic networks with application to nanotechnologies," in Proc. Des. Autom. Test Eur. Conf., Feb. 2004, pp. 904-909.
27. P. Gupta, R. Zhang, and N. K. Jha, "An automatic test pattern generation framework for combinational threshold logic networks," in Proc. Int. Conf. Comput. Des., Oct. 2004, pp. 540-543.
28. P. Mazumder, S. Kulkarni, M. Bhattacharya, J. P. Sun, and G. I. Haddad, "Digital circuit applications of resonant tunneling devices," Proc. IEEE, vol.86, no.4, pp. 664-686, Apr. 1998.
29. P. Gupta and N. K. Jha, "An algorithm for nano-pipelining of circuits and architectures for a nanotechnology," in Proc. Des. Autom. Test Eur. Conf., Feb. 2004, pp. 974-979.
30. A. DeHon and M. J. Wilson, "Nanowire-based sublithographic programmable logic arrays," in Proc. Int. Symp. Field-Program. Gate Arrays, Feb. 2004, pp. 123-132.
31. D. B. Strukov and K. K. Linkharev, "A reconfigurable architecture for hybrid CMOS/nanodevice circuits," in Proc. Int. Symp. Field-Program. Gate Arrays, Feb. 2006, pp. 131-140.
32. W. Zhang, N. K. Jha, and L. Shang, "NATURE: A hybrid nanotube/CMOS dynamically reconfigurable architecture," in Proc. Des. Autom. Conf., Jul. 2006, pp. 711-716.
33. M. J. Avedillo, J. M. Quintana, and H. P. Roldan, "Increased logic functionality of clocked series-connected RTDs," IEEE Trans. Nanotechnol., vol.5, no.5, pp. 606-611, Sep. 2006.
34. P. M. Kelly, C. J. Thompson, T. M. McGinnity, and L. P. Maguire, "Investigation of a programmable threshold logic gate array," in Proc. Int. Conf. Electron., Circuits, Syst., Sep. 2002, pp. 673-676.
35. C. Pacha, U. Auer, C. Burwick, P. Glosekotter, A. Brennemann, W. Prost, F. J. Tegude, and K. F. Goser, "Threshold logic circuit design of parallel adders using resonant tunneling deviecs," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.8, no.5, pp. 558-572, Oct. 2000.
36. H. Pettenghi, M. J. Avedillo, and J. M. Quintana, "Using multi-threshold threshold gates in RTD-based logic design, a case study," in Eur. Nano. Syst., Dec. 2005, pp. 14-16.
37. S. C. Goldstein, H. Schmit, M. Budiu, S. Cadambi, M. Moe, and R. R. Taylor, "PipeRench: A reconfigurable architecture and compiler," Computer, vol.33, no.4, pp. 70-77, Apr. 2000.
38. Berkeley Logic Synthesis and Verification Group. ABC: A system for sequential synthesis and verification. (2009). [Online]. Available: http://www.ecs.berkeley.edu/~alanmi/abc/
39. Lingo. (2009). Lindo Systems Inc. [Online]. Available: http://www. lindo.com