A reconfigurable architecture for hybrid CMOS/nanodevice circuits

ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA

Volumn , Issue , 2006, Pages 131-140

  Strukov, Dmitri B ^a   Likharev, Konstantin K ^a  

^a STONY BROOK UNIVERSITY   (United States)

Author keywords

Integrated hybrid circuits; Nanoelectronics; Programmable interconnect; Programmable logic

Indexed keywords

AUTOMATION; CMOS INTEGRATED CIRCUITS; FIELD PROGRAMMABLE GATE ARRAYS; INTEGRATED CIRCUIT LAYOUT; NANOTECHNOLOGY; OPTIMIZATION; SEMICONDUCTOR DIODES;

INTEGRATED HYBRID CIRCUITS; NANOELECTRONICS; PROGRAMMABLE INTERCONNECT; PROGRAMMABLE LOGIC;

ELECTRONIC EQUIPMENT;

EID: 33745847567     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1117201.1117221     Document Type: Conference Paper

References (35)

1. International Technology Roadmap for Semiconductors. 2003 Edition, 2004 Update. Available online at http://public.itrs.net/.
2. FPGA place-and-route challenge. 1999. Available online at http://www.eecg.toronto.edu/~vaughn/challenge/challenge.html/.
3. E. Ahmed and J. Rose. The effect of LUT and cluster size on deep-submicron FPGA performance and density. IEEE Trans. on VLSI, 12(3):288-298, 2004.
4. th Int. Work, on Field-Programmable Logic and App., pages 213-222, London, UK, September 1997.
5. V. Betz, J. Rose, and A. Marquardt. Architecture and CAD for deep-submicron FPGAs. Kluwer Int. Series in Eng. and Comp. Science 497. Kluwer Academic, Boston; London, 1999.
6. G. Borriello, C. Ebeling, S. A. Hauck, and S. Burns. The Triptych FPGA architecture. IEEE Trans. on VLSI, 3(4):491-501, 1995.
7. J. Cong, A. B. Kahng, and K. S. Leung. Efficient algorithms for the minimum shortest path Steiner arborescence problem with applications to VLSI physical design. IEEE Trans. on Computer-Aided Design, 17(1):24-39, 1998.
8. th Int. Symp. on FPGAs, pages 69-78, Monterey, CA, Febrary 1999.
9. th Int. Symp. on FPGAs, pages 127-137, Monterey, CA, Febrary 2005.
10. A. DeHon and K. Likharev. Hybrid CMOS/nanoelectronics digital circuits: Devices, architectures, and design automation. In Proc. of Int. Conf., on Computer-Aided Design, pages 375-382, San Jose, CA, November 2005.
11. S. Föiling, Ö. Türel, and K. K. Likharev. Single-electron latching switches as nanoscale synapses. In Proc. of Int. Joint Conf., on Neural Net-works, pages 216-221, Washington, DC, July 2001.
12. D. J. Frank, R. H. Dennard, E. Nowak, P. M. Solomon, Y. Taur, and H. S. P. Wong. Device scaling limits of Si MOSFETs and their application dependencies. Proc. of the IEEE, 89(3):259-288, 2001.
13. th Int. Symp. on Computer Architecture, pages 178-191, Gotenberg, Sweden, July 2001.
14. th Conf. on Advanced Research in VLSI, Salt Lake City, UT, March 2001.
15. F. K. Hwang, D. S. Richards, and P. Winter. The Steiner tree problem. Annals of discrete mathematics; 53. North-Holland, Amsterdam; London, 1992.
16. P. J. Kuekes, G. S. Snider, and R. S. Williams. Crossbar nanocomputers. Scientific American, 293(5)-.72-76, 2005.
17. P. J. Kuekes, D. R. Stewart, and R. S. Williams. The crossbar latch: Logic value storage, restoration, and inversion in crossbar circuits. J. Appl. Phys., 97(3):034301, 2005.
18. th Int. Work-Conference on Artificial Neural Networks, pages 446-454, Barcelona, Spain, June 2005.
19. K. Likharev, A. Mayr, I. Muckra, and O. Turel. Crossnets - high-performance neuromorphic architectures for CMOL circuits. Ann. NY Acad. Sci., 1006:146-163, 2003.
20. K. K. Likharev. Electronics below 10 nm. In Nano and Giga Challenges in Microelectronics, pages 27-68. Elsevier, Amsterdam, 2003.
21. K. K. Likharev and D. B. Strukov. CMOL: Devices, circuits, and architectures. In G. Cuniberti, G. Fagas, and K. Richter, editors, Introducing Molecular Electronics, pages 447-478. Springer, Berlin, 2005.
22. M. Masoumi, F. Raissi, M. Ahmadian, and P. Keshavarzi. Design and evaluation of basic standart encryption algorithm modules using nanosized complementary metal-oxide-semiconductor-molecular circuits. Nanotechnology, 17:89-99, 2006.
23. C. Mead and L. Conway. Introduction to VLSI systems. Addison-Wesley, Reading, MA; London, 1980.
24. J. M. Rabaey, A. P. Chandrakasan, and B. Nikolic. Digital integrated circuits: A design perspective. Pearson Education, Upper Saddle River, NJ, 2nd edition, 2003.
25. S. K. Rao, P. Sadayappan, F. K. Hwang, and P. W. Shor. The rectilinear steiner arborescence problem. Algorithmica, 7(2-3):277-288, 1992.
26. E. M. Sentovich, K. J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P. R. Stephan, R. K. Brayton, and A. Sangiovanni-Vincentelli. SIS: A system for sequential circuit synthesis. Technical report, 1992.
27. G. Snider, P. Kuekes, and R. S. Williams. CMOS-like logic in defective, nanoscale crossbars. Nanotechnology, 15(8):881-891, 2004.
28. M. R. Stan, P. D. Franzon, S. C. Goldstein, J. C. Lach, and M. M. Ziegler. Molecular electronics; From devices and interconnect to circuits and architecture. Proc. of the IEEE, 91(11):1940-1957, 2003.
29. D. B. Strukov and K. K. Likharev. Architectures for defect-tolerant CMOL memories. Paper in preparation, 2006.
30. D. B. Strukov and K. K. Likharev. CMOL FPGA: A cell-based, reconfigurable architecture for hybrid digital circuits using two-terminal nanodevices. Nanotechnology, 16:888-900, 2005.
31. D. B. Strukov and K. K. Likharev. Prospects for terabit-scale nanoelectronic memories. Nanotechnology, 16:137-148, 2005.
32. nd Design Automation Conference, pages 726-731, San Diego, CA, June 2005.
33. J. Tour. Molecular Electronics. World Scientific, Singapore, 2003.
34. O. Türel, J. H. Lee, X. L. Ma, and K. K. Likharev. Neuromorphic architectures for nanoetectronic circuits. Int. J. Circ. Theory App., 32(5):277-302, 2004.
35. N. Zhitenev, W. Jiang, A. Evbe, Z. Bao, E. Garfunkel, D. M. Tennant, and R. Cirelli. Control of topography, stress, and diffusion of molecule-metal interface. Preprint, 2005.