NATURE: A hybrid nanotube/CMOS dynamically reconfigurable architecture

Proceedings - Design Automation Conference

Volumn , Issue , 2006, Pages 711-716

  Zhang, Wei ^a   Jha, Niraj K ^a   Shang, Li ^b  

^a Princeton University   (United States)

^b QUEEN S UNIVERSITY   (Canada)

Author keywords

Logic folding; NRAM; Run time reconfiguration

Indexed keywords

CARBON NANOTUBES; CMOS INTEGRATED CIRCUITS; LOGIC CIRCUITS; NANOELECTRONICS; NANOWIRES; NONVOLATILE STORAGE; RANDOM ACCESS STORAGE;

LOGIC FOLDING; NANO/CMOS CHIPS; RUN-TIME RECONFIGURATION; TEMPORAL LOGIC FOLDING;

INTEGRATED CIRCUIT MANUFACTURE;

EID: 34547222125     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1146909.1147091     Document Type: Conference Paper

References (24)

1. "Semiconductor Industries Association Roadmap." http://public.itrs.net
2. A. Javey et al., "Carbon nanotube field-effect transistors with integrated ohmic contacts and high-k gate dielectrics," Nano Letters, vol. 4, pp. 447-450, Mar. 2004.
3. W. Zhang and N. K. Jha, "ALLCN: An automatic logic-to-layout tool for carbon nanotube based nanotechnology," in Proc. Int. Conf. Computer Design, pp. 281-288, Oct. 2005.
4. M. Butts, A. DeHon, and S. C. Goldstein, "Molecular electronics: Devices, systems and tools for gigagate, gigabit chips," in Proc. Int. Conf. Computer-Aided Design, Nov. 2002, pp. 433-440.
5. S. C. Goldstein and M. Budiu, "Nanofabrics: Spatial computing using molecular nanoelectronics," in Proc. Int. Symp. Computer Architecture, June 2001, pp. 178-189.
6. A. DeHon and M. J. Wilson, "Nanowire-based sublithographic programmable logic arrays," in Proc. Int. Symp. FPGAs, Feb. 2004, pp. 123-132.
7. D. B. Strukov and K. K. Likharev, "CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices," Nanotechnology, vol. 16, pp. 888-900, Mar. 2005.
8. "Nantero," http://www.nantero.com.
9. S. Hauck et al., "The Chimaera reconfigurable functional unit," IEEE Trans. VLSI, vol. 12, pp. 206-217, Feb. 2004.
10. B. Mei et al., "ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix," in Proc. Field-Programmable Logic and Applications, Aug. 2003, pp. 61-70.
11. S. Trimberger et al., "A time-multiplexed FPGA," in Proc. Symp. FPGAs for Custom Computing Machines, Apr. 1997, pp. 22-28.
12. S. C. Goldstein et al., "PipeRench: A reconfigurable architecture and compiler," Computer, vol. 33, pp. 70-77, Apr. 2000.
13. S. Lai, "Current status of the phase change memory and its future," in Proc. Int. Electron Devices Meeting, Dec. 2003, pp. 10.1.1-10.1.4.
14. S. Tehrani et al., "Magnetoresistive random access memory using magnetic tunnel junctions," Proc. IEEE, vol. 91, pp. 703-714, May 2003.
15. G. R. Fox, F. Chu, and T. Davenport, "Current and future ferroelectric non-volatile memory technology," J. Vaccum Science Technology B., vol. 19, pp. 1967-1971, Sept. 2001.
16. W. Hoenlein, "New prospects for microelectronics: Carbon nanotubes," The Japan Society of Applied Physics, vol. 41, pp. 4370-4374, June 2002.
17. T. Rueckes et al., "Carbon nanotube-based nonvolatile random access memory for molecular computing," Science, vol. 289, pp. 94-97, July 2000.
18. P. J. Burke, "An RF circuit model for carbon nanotubes," IEEE Trans. Nanotechnology, vol. 2, pp. 55-58, Mar. 2003.
19. V. Betz and J. Rose, "FPGA routing architecture: Segmentation and buffering to optimize speed and density," in Proc. Int. Symp. FPGAs, Feb. 1999, pp. 59-68.
20. G. Stix, "Nanotubes in the clean room," Scientific American, pp. 82-85, Feb. 2005.
21. J. Rose et al., "Architecture of field-programmable gate arrays," Proc. IEEE, vol. 81, pp. 1013-1029, July 1993.
22. V. Betz and J. Rose, "How much logic should go in an FPGA logic block," IEEE Design and Test of Computers, vol. 15, pp. 10-15, Jan.-Mar. 1998.
23. P. Chow et al., "The design of an SRAM-based field-programmable gate array - Part I: Architecture," IEEE Trans. VLSI Systems, vol. 7, pp. 191-197, June 1999.
24. R. Tessier and H. Giza, "Balancing logic utilization and area efficiency in FPGAs," in Proc. 10th Int. Wkshp. Field Programmable Logic and Applications, Aug. 2000, pp. 535-544.