Increased logic functionality of clocked series-connected RTDS

IEEE Transactions on Nanotechnology

Volumn 5, Issue 5, 2006, Pages 606-611

  Avedillo, María J ^a,b   Quintana, José M ^a,b   Pettenghi Roldán, Héctor ^a  

^a INSTITUTO DE MICROELECTRÓNICA DE SEVILLA   (Spain)

^b UNIVERSITY OF SEVILLE   (Spain)

Author keywords

Logic circuits; MOnostable BIstable Logic Element (MOBILE); Resonant tunnel diode (RTD); Threshold gate

Indexed keywords

COMPUTER SIMULATION; DIODES; ELECTRIC RESISTANCE; LOGIC CIRCUITS; RESONANT TUNNELING; TOPOLOGY;

DIGITAL DESIGN; MONOSTABLE-BISTABLE LOGIC ELEMENT (MOBILE); RESONANT TUNNEL DIODE (RTD); THRESHOLD GATE;

TRANSISTORS;

EID: 33749028193     PISSN: 1536125X     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNANO.2006.880889     Document Type: Article

References (23)

1. P. Mazumder, S. Kulkarni, M. Bhattacharya, J.-P. Sun, and G. I. Haddad, "Digital circuit applications of resonant tunneling devices," Proc. IEEE, vol. 86, no. 4, pp. 664-686, Apr. 1998.
2. J. P. van der Wagt, A. C. Seabaugh, and E. Beam, "RTD/HFET low standby power SRAM gain cell," IEEE Electron Devices Lett., vol. 19, no. 1, pp. 7-9, Jan. 1998.
3. T. Broekaeit, B. Brar, J. P. van der Wagt, A. C. Seabaugh, F. Morris, and T. Moise, "A monolithic 4-bit 2-gsps resonant tunneling analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 33, no. 8, pp. 1342-1349, Aug. 1998.
4. K. Sano, K. Murata, T. Otsuji, T. Akeyoshi, N. Shimizu, and E. Sano, "An 80-Gb/s optolectronic delayed flip-flop IC using resonant tunneling diodes and uni-traveling-carrier photodiode," IEEE J. Solid State Circuits, vol. 36, no. 2, pp. 281-289, Feb. 2001.
5. Y. Kawano, Y. Ohno, S. Kishimoto, K. Maezawa, T. Mizutani, and K. Sano, "88 GHz dynamic 2:1 frequency divider using resonant tunnelling chaos circuit," Inst. Elec, Eng. Electron. Lett., vol. 39, no. 21, pp. 1546-1548, 2003.
6. S. Sudirgo, R. P. Nandgaonkar, B. Curanovic, J. L. Hebding, R. L. Saxer, S. S. Islam, K. D. Hirschman, S. L. Rommel, S. K. Kurinec, P. E. Thompson, N. Jin, and P. R. Berger, "Monolithically integrated Si/SiGe resonant interband tunnel diode/CMOS demonstrating low voltage MOBILE operation," J. Solid-State Electron., vol. 48, pp. 1907-1910, 2004.
7. S. Sudirgo, "The integration of Si-based resonant interband tunneling diodes with CMOS," Masters thesis, Rochester Inst. Technology, Rochester, NY, Aug. 2003.
8. K. Maezawa and T. Mizutani, "A new resonant tunneling logic-gate employing monostable-bistable transition," Jpn. J. Appl. Phys. Lett., vol. 37, pp. 142-144, 1993.
9. T. Akeyoshi, K. Maezawa, and T. Mizutani, "Weighted sum threshold logic operation of MOBILE (monostable-bistable transition logic element) using resonant-tunneling transistors," IEEE Electron Devices Lett., vol. 14, no. 10, pp. 47577, Oct. 1993.
10. S.Muroga, Threshold Logic and Its Applications. New York: Wiley, 1971.
11. K.-Y. Siu and V. P. Roychowdhury, "On optimal depth threshold circuits for multiplication and related problems," SIAMJ. Discrete Math., vol. 7, no. 2, pp. 284-292, May 1994.
12. C. Pacha et at, "Threshold logic circuit design of parallel adders using resonant tunnelling devices," IEEE Trans. VLSI Syst., vol. 8, no. 5, pp. 558-572, Oct. 2000.
13. W. Prost, S. O. Kirn, P. Glosekotter, C. Pacha, H. van Husen, T. Reiman, K. F. Goser, and F. J. Tegude, "Experimental threshold logic implementations based on resonant tunnelling diodes," in Proc. Int. Conf. Electronics Circuits Syst., 2002, pp. 669-672.
14. K. J. Chen and G. Niu, "Logic synthesis and circuit modelling of a programmable logic gate based on controlled quenching of series-connected negative differential resistance devices," IEEE J. Solid State Circuits, vol. 38, no. 2, pp. 312-318, Feb. 2003.
15. D. R. Haring, "Multi-threshold threshold elements," IEEE Trans. Electmn. Comput., vol. EC-15, no. 1, pp. 45-65, Feb. 1966.
16. M. J. Avedillo, J. M. Quintana, H. Pettenghi, P. M. Kelly, and C. J. Thompson, "Multi-threshold threshold logic circuit design using resonant tunneling devices," Electron. Lett., vol. 39, pp. 1502-1504, 2003.
17. K. J. Chen, K. Maezawa, and M. Yamamoto, "InP-based high performance monostable-bistable transition logic elements (MOBILES) using integrated multiple-input resonant-tunneling devices," IEEE Electron Device Lett., vol. 17, no. 3, pp. 127-129, Mar. 1996.
18. K. Maezawa, H. Matsuzaki, J. Osaka, M. Yamamoto, and T. Otsuji, "High-speed and low power operation of a resonant tunneling logic gate MOBILE," IEEE Electron Device Lett., vol. 19, no. 1, pp. 80-82, Jan. 1998.
19. P. Gupta and N. K. Jha, "An algorithm for nano-pipelining of RTD-based circuits and architectures," IEEE Tram. NanotechnoL, vol. 4, no. 1, pp. 159-167, Jan. 2005.
20. T. Waho, K. J. Chen, and M. Yamamoto, "A literal gate using resonanttunneling devices," in Proc. 26th Im. Symp. Multivalued Logic, 1996, pp. 68-73.
21. M. Mutoh, H. Fukuyama, T. Itoh, T. Enoki, and T. Shibata, "Deltasigma modulator using a resonant-tunneling diode quantizer," IEICE Trans. Electron., vol. E85-C, no. 5, pp. 1219-1221, May 2002.
22. P. M. Kelly, C. J. Thompson, T. M. McGinnity, and L. P. Maguire, "Investigation of a programmable threshold logic gate array," in Proc. Int. Conf. Electmnics, Circuits, Systems (ICECS), 2002, pp. 673-676.
23. H. Pettenghi, M. J. Avedillo, and J. M. Quintana, "Using multithreshold threshold gates in RTD-based logic design: A case study," in Proc. Eur. Nemo System Conf., Paris, France, 2005.