Online Network-on-Chip switch fault detection and diagnosis using functional switch faults

Journal of Universal Computer Science

Volumn 14, Issue 22, 2008, Pages 3716-3736

  Karimi, Naghmeh ^a   Alaghi, Armin ^a   Sedghi, Mahshid ^a   Navabi, Zainalabedin ^a  

^a UNIVERSITY OF TEHRAN   (Iran)

Author keywords

Fault diagnosis; Functional fault model; Network on Chip; Online testing; Switch

Indexed keywords

EID: 64949106591     PISSN: 0958695X     EISSN: 09486968     Source Type: Journal    
DOI: None     Document Type: Article

References (42)

1. Aktouf, C.: A Complete Strategy for Testing an on-chip Multiprocessor Architecture, IEEE Trans. on Design and Test of Computers, Vol. 19-1, 2002, 18-28.
2. Alaghi, A., Karimi, N., Sedghi, M., and Navabi, Z.: Online NoC Switch Fault Detection and Diagnosis Using a High Level Fault Model, In Proc. IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT), 2007, 21-29.
3. Amory, A. M., Briao, E., Cotal, E., Lubaszewski, M.S, and Moraes, F. G.: A Scalable Test Strategy for Network-on-Chip Routers, In Proc. International Test Conference (ITC), 2005.
4. Amory, A. M., Brião1, E. W., Cotal, É. F., Lubaszewski, M. S., and Moraes, F. G.: A Cost-Effective Test Flow for Homogeneous Network-on-Chip, In Proc. European Test Symposium (ETS), 2005.
5. th International Symposium on Asynchronous Circuits and Systems (ASYNC), 2005, 54-63.
6. Bengtsson, T., Kumar, S., and Peng, Z., Application Area Specific System Level Fault Models: A Case Study with a Simple NoC Switch, In Proc. (electronic) International Design and Test Workshop (IDT), 2006.
7. Benini, L., and De Micheli, G.: Networks on Chips:A Paradigm, IEEE Trans. on Computer, Vol. 35, Jan 2002, 70-78.
8. Bertozzi, D., Jalabert, A., Murali, S., et al.: NoC Synthesis Flow for Customized Domain Specific Multiprocessor Systems-onchip, IEEE Trans. on Parallel and Distributed Systems, Vol. 16, No. 2, 2005, 113-129.
9. Bhojwani, P., Mahapatra, R. N., Mahapatra: A Robust Protocol for Concurrent On-Line Test (COLT) of NoC-based Systems-on-a-Chip, In Proc. Design Automation Conference, 2007, 670-675.
10. Bjerregaard, T., and Mahadevan, S.: A Survey of Research and Practices of Network-on-Chip, ACM Computing Surveys, Vol. 38, No. 1, 2006, 1-51.
11. Cota, E., Kreutz, M., et al.: The Impact of NoC Reuse on the Testing of Core-based Systems, In Proc. IEEE VLSI Test Symposium, 2003, 128-133.
12. Cota, E., et al.: Power aware NoC Reuse on the Testing of Core-Based Systems, In Proc. International Test Conference (ITC), 2003, 612-621.
13. Cuviello, M., Dey, S., Bai, X., and Zhao, Y.: Fault Modelling and Simulation for Crosstalk in System-on-Chip Interconnects, In Proc. IEEE/ACM International Conference on Computer-Aided Design, 1999, 297-303.
14. Dally, W. J., and Towles, B.: Route Packets, Not Wires: On-Chip Interconnection Networks, In Proc. Design Automation Conference (DAC), 2001, 683-689.
15. European Commission, Technology Roadmap for Nanoelectronics, 2001.
16. th IEEE International Symposium on On-Line Testing (IOLTS), 2006, 145-150.
17. th IEEE VLSI Test Symposium (VTS'06), 2006, 30-35.
18. Grecu, C., Ivanov, A., Saleh, R., and Pande, P. P.: Testing Network on Chip Communication Fabrics, IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems (TCAD), Vol. 26, No. 12, 2201-2214, 2007.
19. rd Hardware/Software Codesign and System Synthesis (CODES+ISSS '05), 2005, 75-80.
20. Ho, R., Mai, K. W., and Horowitz, M. A.: The Future of Wires, In Proc. Proceedings of the IEEE, 2001, 490-504.
21. Hosseinabady, M., Banaiyan, A., Bojnordi, M. N., and Navabi, Z.: A Concurrent Testing Method for NoC Switches, In Proc. Design Automation and Test in Europe (DATE), 2006, 1171-1176.
22. Hosseinabadi, M., Dalirsani, A., and Navabi, Z.: Using the Interand Intra-Switch Regularity in NoC Switch Testing, In Proc. Design Automation and Test in Europe(DATE), 2007, 361-366.
23. Jantsch, A., and Tenhunen, H., Networks on Chip, Kluwer Academic Publishers, 2003.
24. Keutzer, K., Malik, S., Rabaey, J. M., and Sangiovanni-Vincentelli, A.: System-level Design: Orthogonalization of Concerns and Platform-Based Design, IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol. 19, No. 12, 2000, 1523-1543.
25. Kim, J., Park, D., Nicopoulos, C. et al. : Design and Analysis of an NoC Architecture from Performance, Reliability and Energy Perspective, In Proc. Symposium on Architecture for Networking and Communications Systems (ANCS), 2005, 173-182.
26. rd Annual International Symposium on Computer Architecture (ISCA), 2006, 4-15.
27. Li, M., Jone, W. B, Zeng, Q. A.: An Efficient Wrapper Scan Chain Configuration Method for Network-on-Chip Testing, In Proc. Emerging VLSI Technologies and Architectures (ISVLSI'06), 2006.
28. Liu, C., Iyengar, V., Shi, J., and Cota, E.: Power-Aware Test Scheduling in Network-on-Chip Using Variable-Rate On-Chip Clocking, In Proc. VTS, 2005, 349-354.
29. Marculescu, R., Ogras, U. Y., and Zamora, N. H.: Computation and Communication Refinement for Multiprocessor SoC Design: A System-Level Perspective, ACM Trans. on Design Automation of Electronic Systems, Special Issue on Novel Paradigms in System-Level Design, Vol. 11, No. 3, 2006, 564-592.
30. Mello, A., Tedesco, L., Calazans, N., and Moraes, F.: Virtual Channels in Networks on Chip: Implementation and Evaluation on Hermes NoC, In Proc. Integrated Circuits and Systems Design, 2005, 178-183.
31. Murali, S., Benini, L., and Demicheli, G.: Mapping and Physical Planning of Networks-on-Chip Architectures with Quality-of Service Guarantees, In Proc. Asia and South Pacific Design Automation Conference (ASP-DAC '05), Vol. 1, 2005, 27-32.
32. Murali, S., De Micheli, G., Benini, L., et al.: Analysis of Error Recovery Schemes for Networks on Chips, IEEE Trans. on Design and Test of Computers, Vol. 22, No. 5, 2005, 434-442.
33. Nahvi, M., and Ivanov, A.: Indirect Test Architecture for SoC Testing, IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol. 23, No. 7, 2004, 1128-1142.
34. Nikolic, K., Sadek, A., and Forshaw, M.: Architectures for Reliable Computing with Unreliable Nanodevices, In Proc. IEEE NANO, 2001, 254.259.
35. nd Edition, CRC Book Press, 2006, Chapter 16.
36. Pande, P. P., De Micheli, G., Grecu, C., et al.: Design, Synthesis, and Test of Networks on Chips, IEEE Trans. on Design and Test of Computers, Vol. 22, No. 5, 2005, 404-413.
37. Park, D., Nicopoulos, C., Kim, J., et al.: Exploring Fault-Tolerant Networkon-Chip Architectures, In Proc. International Conference on Dependable Systems and Networks (DSN'06), 2006, 93-104.
38. th Asian Test Symposium (ATS), 2006, 437-442
39. Sedghi, M., Alaghi, A., Koopahi, E., and Navabi, Z.: An HDL-Based Platform for High Level NoC Switch Testing, In Proc. Asian Test Symposium (ATS), 2007, 453-458.
40. th IEEE European Test Symposium (ETS'06), 2006, 219-224.
41. Ubar, R., and Raik, J.: Testing Strategies for Network on Chip, Networks on Chip, A. Jantsch and H. Tenhunen (ed.), Kluwer Academic Publisher, 2003, 131-152.
42. Vermeulen, B., Dielissen, J., Goossens, K., and Ciordas, C.: Bringing Communication Networks On-Chip: The Test and Verification Implications, IEEE Communications Magazine, Vol. 41, No. 9, 2003, 74-81.