Bringing communication networks on a chip: Test and verification implications

IEEE Communications Magazine

Volumn 41, Issue 9, 2003, Pages 74-81

  Vermeulen, Bart ^a   Dielissen, John ^a   Goossens, Kees ^a   Ciordas, Calin ^b  

^a PHILIPS RESEARCH LABORATORIES   (Netherlands)

^b EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER NETWORKS; CONGESTION CONTROL (COMMUNICATION); INTERCONNECTION NETWORKS; PACKET SWITCHING; QUALITY OF SERVICE; SWITCHING CIRCUITS; TELECOMMUNICATION EQUIPMENT; TELECOMMUNICATION TRAFFIC;

FUNCTIONAL VERIFICATION; NETWORK ON A CHIP; SYSTEMS ON A CHIP;

TELECOMMUNICATION NETWORKS;

EID: 0141517360     PISSN: 01636804     EISSN: None     Source Type: Journal    
DOI: 10.1109/MCOM.2003.1232240     Document Type: Article

References (15)

1. D. Wingard, "MicroNetworks-Based Integration for SOCs," Design Automation Conf., 2001.
2. W.J. Dally and B. Towles, "Route Packets, Not Wires: On-Chip Interconnection Networks," Design Automation Conf., June 2001, pp. 684-89.
3. L. Benini and G. De Micheli, "Networks on Chips: A New SoC Paradigm," IEEE Comp., vol. 35, no. 1, 2002, pp. 70-80.
4. D. Whelihan and H. Schmit, "Memory Optimization in Single Chip Network Switch Fabrics," Design Automation Conf., June 2002.
5. HyperChip Inc. Cell-Based Switch Fabric Architecture, World International Property Organization patent no. WO 02/098066 A2, Dec. 2002.
6. F. Karim et al., "On-Chip Communication Architecture for OC-768 Network Processors," Design Automation Conf., June 2001.
7. A. Jantsch and H. Tenhunen, Eds., Networks on Chip, Kluwer, 2003.
8. E. Rijpkema et al., "Trade Offs in the Design of a Router with Both Guaranteed and Best-effort Services for Networks on Chip," Proc. Design Automation and Test Conf. in Europe, Mar. 2003.
9. H. Zhang, "Service Disciplines for Guaranteed Performance Service in Packet-switching Networks," Proc. IEEE, vol. 83, no. 10, Oct. 1995, pp. 1374-96.
10. IEEE P1500: http://grouper.ieee.org/groups/1500/
11. H. Vranken, F. Meister, and H.-J. Wunderlich, "Combining Deterministic Logic Bist with Test Point Insertion," Proc. Euro. Test Wksp., May 2002, pp. 105-110.
12. D.D. Josephson, S. Poehlmann, and V. Govan, "Debug Methodology for the McKinley Processor," Proc. IEEE Int'l. Test Conf., Baltimore, MD, Oct. 2001, pp. 451-60
13. H. Hao and R. Avra, "Structured Design-for-Debug - the SuperSPARC-II Methodology and Implementation," Proc. IEEE Int'l. Test Conf., Washington, DC, Oct. 1995, pp. 175-83.
14. B. Vermeulen, T. Waayers, and S. Geol, "Core-based Scan Architecture for Silicon Debug," Proc. IEEE Int'l. Test Conf., Baltimore, MD, Oct. 2002, pp. 638-647.
15. S.A. Yemini et al., "High Speed and Robust Event Correlation," IEEE Commun. Mag., May 1996, pp. 82-90.