An efficient wrapper scan chain configuration method for Network-on-Chip testing

Proceedings - IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures 2006

Volumn 2006, Issue , 2006, Pages 147-152

  Li, Ming ^a   Jone, Wen Ben ^a   Zeng, Qing An ^a  

^a 705 Engineering Research Center   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARKING; COMMUNICATION CHANNELS (INFORMATION THEORY); COMPUTER SIMULATION; DATA COMMUNICATION SYSTEMS; TELECOMMUNICATION NETWORKS;

DATA TRANSPORTATION; NETWORK-ON-CHIP (NOC); ON-CHIP NETWORK CHANNEL; SCAN CHAIN CONFIGURATION METHOD;

MICROPROCESSOR CHIPS;

EID: 33749344258     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISVLSI.2006.21     Document Type: Conference Paper

References (13)

1. W. J. Dally and B. Towles. Route Packets, Not Wires: On-Chip Interconnection Networks. Inpmc. of Design Automation Conf., pages 684-689, 2001.
2. L. Benini and G. D. Micheli. Networks on chips: a new SoC paradigm. IEEE Computer, 35:70-78, Jan 2002.
3. E. Cota, M. Kreutz, C.A. Zeferino, L. Carro, M. Lubaszewski, and A. Susin. The impact of NoC reuse on the testing of core-based systems. In proc. of IEEE VLSI Test Symp., pages 128-133, 2003.
4. V. Iyengar, K. Chakrabarty, and E.J. Marinissen. Test wrapper and test access mechanism co-optimization for system-on-chip. In proc. of International Test Conference, pages 1023 - 1032, Oct 2001.
5. V. Iyengar, K. Chakrabarty, and E.J. Marinissen. Test access mechanism optimization, test scheduling, and tester data volume reduction for system-on-chip. IEEE tranc. on Computers, pages 1619 -1632, Dec 2003.
6. M. Nourani and C. Papachristou. An ILP formulation to optimize test access mechanism in system-on-chip testing. In proc. of International Test Conference, pages 902-1000, 2000.
7. E. Cota, L. Cairo, F. Wagner, and M. Lubaszewski. Power-aware NoC reuse on the testing of core-based systems. Inpmc. of International Test Conference, pages 612-621, 2003.
8. C. Liu, E. Cota, H. Sharif, and D.K. Pradhan. Test scheduling for network-on-chip with BIST and precedence constraints. In proc. of International Test Conference, pages 1369-1378, 2004.
9. C. Liu, V. Iyengar, J. Shi, and E. Cota. Power-aware test scheduling in network-on-chip using variable-rate on-chip clocking. In proc. of IEEE VLSI Test Symp., pages 349-354, 2005.
10. J.S. Kim, M.S. Hwang, S. Roh, J.Y. Lee, K. Lee, S.J. Lee, and H.J. Yoo. On-chip network based embedded core testing. In proc. of IEEE International SoC Conference, pages 223 - 226, 2004.
11. A.M. Amory, M. Lubaszewski, E.G. Moraes, and E.I. Moren. Test time reduction reusing multiple processors in a network-on-chip based architecture. In proc. of Design, Automation and Test in Europe, pages 62 - 63, 2005.
12. M. Li, W.B. Jone, and Q.A. Zeng. An efficient wrapper scan chain configuration method for network-on-chip testing (in preparation).
13. http://www.extra.research.philips.com/itc02socbenchm. ITC'02 SoC test benchmarks (online).