Exploring fault-tolerant network-on-chip architectures

Proceedings of the International Conference on Dependable Systems and Networks

Volumn 2006, Issue , 2006, Pages 93-104

  Park, Dongkook ^a   Nicopoulos, Chrysostomos ^a   Kim, Jongman ^a   Vijaykrishnan, N ^a   Das, Chita R ^a  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER NETWORKS; ELECTRONIC CRIME COUNTERMEASURES; INSTRUMENT ERRORS; OPTICAL INTERCONNECTS; SECURITY OF DATA;

NETWORK-ON-CHIP (NOC) DESIGNS; ON-CHIP INTERCONNECTS; SOFT ERROR SYMPTOMS; SUB-MICRON TECHNOLOGY;

FAULT TOLERANT COMPUTER SYSTEMS;

EID: 33845589989     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSN.2006.35     Document Type: Conference Paper

References (31)

1. J. Kim, D. Park, C. Nicopoulos, N. Vijaykrishnan, and C. R. Das, "Design and analysis of an NoC architecture from performance, reliability and energy perspective," in Proc. of the Symposium on Architecture for networking and communications systems (ANCS), 2005.
2. Krewell, "Multicore Showdown," Microprocessor Report, vol. 19, pp. 41-45, 2005.
3. L. Benini and G. D. Micheli, "Networks on Chips: A NewSoC Paradigm," IEEE Computer, vol. 35, pp. 70-78, 2002.
4. W. J. Dally and B. Towles, "Route Packets, Not Wires: On-Chip Interconnection Networks," in Proc. of the Design Automation Conference (DAC), 2001.
5. T. D. Richardson, C. Nicopoulos, D. Park, V. Narayanan, X. Yuan, C. Das, and V. Degalahal, "A Hybrid SoC Interconnect with Dynamic TDMA-Based Transaction-Less Buses and On-Chip Networks," in Proc. of the International Conference on VLSI Design, pp. 657-664, 2006.
6. S. Murali, T. Theocharides, N. Vijaykrishnan, M. J. Irwin, L. Benini, and G. De Micheli, "Analysis of error recovery schemes for networks on chips," Design & Test of Computers, IEEE, vol. 22, pp. 434-442, 2005.
7. K. Constantinides, S. Plaza, I. Blome, Z. Bin, V. Bertacco, S. Mahlke, T. Austin, and M. Orshansky, "BulletProof: A Defect-Tolerant CMP Switch Architecture," in Proc. of the High-Performance Computer Architecture (HPCA), pp.3-14, 2006.
8. A. Lorena and N. Michael, "Cost reduction and evaluation of temporary faults detecting technique," in Proc. of the Design, Automation and Test in Europe (DATE), 2000.
9. D. Bertozzi, L. Benini, and G. De Micheli, "Low power error resilient. encoding for on-chip data buses," in Proc. of the Design, Automation and Test in Europe Conference (DATE), pp. 102-109, 2002.
10. R. Marculescu, "Networks-on-chip: the quest for on-chip fault-tolerant communication," in Proc. of the symposium on VLSI, pp. 8-12, 2003.
11. K. L. Shepard and V. Narayanan, "Noise in deep submicron digital design," in Proc. of the International Conference on Computer-Aided Design (ICCAD), pp. 524-531, 1996.
12. A. Krstic, J. Yi-Min, and C. Kwang-Ting, Pattern generation for delay testing and dynamic timing analysis considering power-supply noise effects," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, pp. 416-425, 2001.
13. T. Dumitras, S. Kemer, and R. Marculescu, "Towards on-chip fault-tolerant communication," in Proc. of the Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 225-232, 2003.
14. P. Shivakumar, M. Kistler, S. W. Keckler, D. Burger, and L. Alvisi, "Modeling the effect of technology trends on the soft error rate of combinational logic," in Proc. of the Dependable Systems and Networks (DSN), pp. 389-398, 2002.
15. L. S. Peh and W. J. Dally, "A delay model and speculative architecture for pipelined routers," in Proc. of the High Performance Computer Architecture (HPCA), pp. 255-266, 2001.
16. M. Galles, "Scalable Pipelined Interconnect for Distributed Endpoint Routing: The SGI SPIDER Chip," in Proc. of the Hot Interconnects Symposium IV, 1996.
17. J. Kim, D. Park, T. Theocharides, N. Vijaykrishnan, and C. R. Das, "A low latency router supporting adaptivity for on-chip interconnects," in Proc. of the Design Automation Conference (DAC), pp. 559-564, 2005.
18. R. Mullins, A. West, and S. Moore, "Low-latency virtual-channel routers for on-chip networks," in Proc. of the International Symposium on Computer Architecture (ISCA), pp. 188-197, 2004.
19. S. Arjun, W. J. Dally, A. K. Gupta, and B. Towles, "GOAL: a load-balanced adaptive routing algorithm for torus networks," in Proc. of the International Symposium on Computer Architecture (ISCA), pp. 194-205, 2003.
20. R. S. Srinivasa and R. S. Naresh, "Coding for system-on-chip networks: a unified framework," in Proc. of the Design Automation Conference (DAC), 2004.
21. V. Praveen, B. Nilanjan, and S. C. Karam, "Quality-of-service and error control techniques for network-on-chip architectures," in Proc. of the Great Lakes symposium on VLSI, 2004.
22. H. Zimmer and A. Jantsch, "A fault model notation and error-control scheme for switch-to-switch buses in a network-on-chip," in Proc. of the International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), pp. 188-193, 2003.
23. W. J. Dally and B. Towles, Principles and practices of interconnection networks: Morgan Kaufmann, 2003.
24. M. Dall'Osso, G. Biccari, L. Giovannini, D. Bertozzi, and L. Benini, "Xpipes: a latency insensitive parameterized network-on-chip architecture for multiprocessor SoCs," in Proc. of the International Conference on Computer Design (ICCD), pp. 536-539, 2003.
25. W. J. Dally, L. R. Dennison, D. Harris, K. Kan, and T. Xanthopoulos, "Architecture and implementation of the reliable router," in Proc. of the Hot Interconnects II, pp. 197-208, 1994.
26. W. Jie, "A deterministic fault-tolerant and deadlock-free routing protocol in 2-D meshes based on odd-even turn model," in Proc. of the International Conference on Supercomputing (ICS), pp. 67-76, 2002.
27. N. Ted and S. L. Johnsson, "ROMM routing on mesh and torus networks," in Proc. of the Symposium on Parallel Algorithms and Architectures (SPAA), 1995.
28. J. Duato, "A new theory of deadlock-free adaptive routing in wormhole networks," Parallel and Distributed Systems, IEEE Transactions on, vol. 4, pp. 1320-1331, 1993.
29. K. V. Anjan and T. M. Pinkston, "An efficient, fully adaptive deadlock recovery scheme: DISHA," in Proc. of the International Symposium on Computer Architecture (ISCA), pp. 201-210, 1995.
30. J. Duato, S. Yalamanchili, and L. Ni, "Interconnection networks: An engineering Approach.," Los Alamitos, Calif., IEEE Computer Society, 1997.
31. P. Liden, P. Dahlgren, R. Johansson, and J. Karlsson, "On latching probability of particle induced transients in combinational networks," in Proc. of the Symposium on Fault-Tolerant Computing (FTCS), pp. 340-349, 1994.