Power-aware NoC Reuse on the Testing of Core-based Systems

IEEE International Test Conference (TC)

Volumn , Issue , 2003, Pages 612-621

  Cota, Érka ^a   Carro, Luigi ^a   Wagner, Flávio ^a   Lubaszewski, Marcelo ^a  

^a FEDERAL UNIVERSITY OF RIO GRANDE DO SUL   (Brazil)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; BANDWIDTH; COMMUNICATION SYSTEMS;

NETWORK PARALLELISM;

CIRCUIT THEORY;

EID: 0142215984     PISSN: 10893539     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (19)

1. P. Guerrier and A. Greiner. A Generic Architecture for On-Chip Packet-Switched Interconnections. In Design, Automation and Test in Europe, pages 250-256, Mar. 2000.
2. L. Benini and G. D. Micheli. Networks on Chips: a New SOC Paradigm. IEEE Computer, pages 70-78, January 2002.
3. W. J. Daly and B. Towles. Route Packets, Not Wires: On-Chip Interconnection Networks. In Design Automation Conference, Jun. 2001.
4. C. Zeferino, M. Kreutz, L. Carro, and A. Susin. A study on Communication Issues For Systems-on-Chip. In Symposium on Integrated Circuits and Systems Design, pages 121-126. IEEE Computer Society, Sep. 2002.
5. E. Cota, C. Zeferino, M. Kreutz, L. Carro, M. Lubaszewski, and A. Susin. The Impact of NoC Reuse on the Testing of Core-based Systems. In IEEE VLSI Test Symposium, pages 128-133, Apr. 2003.
6. E. J. Marinissen, V. Iyengar, and K. Chakrabarty. A Set of Benchmarks for Modular Testing of SOCs. In International Test Conference, pages 521-528, Oct. 2002.
7. M. Nourani and C. Papachristou. Structural Fault Testing of Embedded Cores Using Pipelining. Jouranl Of Electronic Testing: Theory and Applications, 15(1-2):129-144, Aug-Oct 1999.
8. E. Cota, L. Carro, A. Orailoglu, and M. Lubaszewski. Test Planning and Design Space Exploration in Core-based Environment. In Design, Automation and Test in Europe, pages 483-490, Mar. 2002.
9. S. Ravi, G. Lakshminarayana, and N. Jha. Testing of Core-based Systems-on-a-chip. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20(3):426-439, Mar. 2001.
10. P. Varma and S. Bhatia. A Structured Test Re-use Methodology for Core-based System Chips. In International Test Conference, pages 294-302, Oct. 1998.
11. C. Aktouf. A Complete Strategy for Testing an On-Chip Multiprocessor Architecture. IEEE Design & Test of Computers, 19(l):18-28, Jan-Feb 2002.
12. M. Nahvi and A. Ivanov. A Packet Switching Communication-Based Test Access Mechanism for System Chips. In IEEE European Test Workshop, Mar. 2001.
13. R. M. Chou, K. K. Saluja, and V. D. Agrawal. Scheduling Tests for VLSI Systems Under Power Constraints. IEEE Transacions on VLSI Systems, 5(2):175-185, June 1997.
14. E. Larsson and H. Fujiwara. Power Constrained Preemptive TAM Scheduling. In IEEE European Test Workshop, May 2002.
15. V. Iyengar and K. Chakrabarty. Precedence-Based, Preemptive, and Power-Constrained Test Scheduling for System-on-a-Chip. In IEEE VLSI Test Symposium, pages 368-374, May 2001.
16. P. M. Rosinger, B. M. Al-Hashimi, and N. Nicolici. Power Profile Manipulation: A New Approach for Reducing Test Application Time Under Power Constraints. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 21(10):1217-1225, October 2002.
17. J. Duato and et. al. Interconnection Networks: an Engineering Approach. IEEE Computer Society Press, Los Alamitos, CA, 1997.
18. E. J. Marinissen, V. Iyengar, and K. Chakrabarty. ITC'02 Soc Test Benchmarks. Oct. 2002. http://www.extra.research.philips.com/itc02socbenchm/.
19. V. Iyengar, K. Chakrabarty, and E. J. Marinissen. Iterative Test Wrapper and Test Access Mechanism Co-optimization. In International Test Conference, pages 1023-1032, Oct. 2001.