Is 3D chip technology the next growth engine for performance improvement?

IBM Journal of Research and Development

Volumn 52, Issue 6, 2008, Pages 541-552

  Emma, Philip G ^a   Kursun, Eren ^a  

^a IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

SEMICONDUCTOR DEVICE MANUFACTURE;

3D TECHNOLOGY; CHIP TECHNOLOGY; EVOLUTIONARY TREND; REVOLUTIONARY CHANGES; SEMICONDUCTOR INDUSTRY; SYSTEM DESIGNERS; THREE-DIMENSIONAL (3-D) DEVICE; VALUE PROPOSITION;

SYSTEMS ANALYSIS;

EID: 61649087224     PISSN: 00188646     EISSN: 00188646     Source Type: Journal    
DOI: 10.1147/JRD.2008.5388561     Document Type: Article

References (36)

1. G. L. Loi, B. Agrawal, N. Srivastava, S.-C. Lin, T. Sherwood, and K. Banerjee, "A Thermally-Aware Performance Analysis of Vertically Integrated (3-D) Processor-Memory Hierarchy," Proceedings of 43rd Annual Conference on Design Automation, San Francisco, CA, 2006, pp. 991-996.
2. A. W. Topol, D. C. La Tulipe, Jr., L. Shi, D. J. Frank, K. Bernstein, S. E. Steen, A. Kumar, et al., "Three-Dimensional Integrated Circuits," IBM J. Res. & Dev. 50, No. 4/5, 491-506 (2006).
3. J. A. Davis, R. Venkatesan, A. Kaloyeros, M. Beylansky, S. J. Souri, K. Banerjee, K. C. Saraswat, A. Rahman, R. Reif, and J. D. Meindl, "Interconnect Limits on Gigascale Integration (GSI) in the 21st Century," Proc. IEEE 89, No. 3, 305-324 (2001).
4. R. Zhang, K. Roy, C.-K. Koh, and D. B. Janes, "Power Trends and Performance Characterization of 3-Dimensional Integration," Proceedings of the 2001 IEEE International Symposium on Circuits and Systems, Vol. 4, 2001, pp. 414-417.
5. B. Stackhouse, "A 65nm 2-Billion-Transistor Quad-Core Itanium® Processor," IEEE International Solid State Circuits Conference, Digest of Technical Papers, February 3-7, 2008, pp. 92-93.
6. K. Bernstein, C.-T. Chuang, R. Joshi, and R. Puri, "Design and CAD Challenges in Sub-90nm CMOS Technologies," IEEE International Conference on Computer-Aided Design, 2003, pp. 129-136.
7. B. Black, M. Annavaram, E. Brekelbaum, J. DeVale, L. Jiang, G. H. Loh, D. McCauley, et al., "Die Stacking (3D) Microarchitecture," Proceedings of the 39th International Symposium on Microarchitecture, December 2006, pp. 469-479.
8. M. W. Geis, D. C. Flanders, D. A. Antoniadis, and H. I. Smith, "Crystalline Silicon on Insulators by Graphoepitaxy," IEEE International Electron Devices Meeting, Vol. 25, 1979, pp. 210-212.
9. R. Mukai, N. Sasaki, T. Iwai, S. Kawamura, and M. Nakano, "Indirect Laser Annealing of PolySilicon for Three-Dimensional IC's," IEEE International Electron Devices Meeting, Vol. 29, 1983, pp. 360-363.
10. Y. Akasaka, "Three-Dimensional IC Trends," Proc. IEEE 74, No. 12, 1703-1714 (1986).
11. T. Kunio, K. Oyama, Y. Hayashi, and M. Morimoto, "Three Dimensional ICs, Having Four Stacked Active Device Layers," IEEE International Electron Devices Meeting, Technical Digest, December 3-6, 1989, pp. 837-840.
12. IBM Corporation (April 12, 2007). IBM Moves Moore's Law into the Third Dimension. Press release; see http://domino.watson.ibm.com/comm/ pr.nsf/pages/news.20070412_3dchip.html.
13. B. Rajendran, R. S. Shenoy, D. J. Witte, N. S. Chokshi, R. L. DeLeon, G. S. Tompa, and R. F. W. Pease, "CMOS Transistor Processing Compatible with Monolithic 3D Integration," IEEE VLSI Multi-level Interconnect Conference, 2005, pp. 76-82.
14. L. Xue, C. C. Liu, and S. Tiwari, "Multi-layers with Buried Structures (MLBS): An Approach to Three-Dimensional Integration," IEEE International Silicon on Insulator Conference, 2001, pp. 117-118.
15. K. Banerjee, S. J. Souri, P. Kapur, and K. C. Saraswat, "3-D ICs: A Novel Chip Design for Improving Deep-Submicrometer Interconnect Performance and Systems-on-Chip Integration," Proc. IEEE 89, No. 5, 602-633 (2001).
16. M. Ieong, K. Guarini, V. Chan, K. Bernstein, R. Joshi, J. Kedzierski, and W. Haensch, "Three Dimensional CMOS Devices and Integrated Circuits," Proceedings of the IEEE Custom Integrated Circuits Conference, 2003, pp. 207-213.
17. R. Reif, A. Fan, K.-N. Chen, and S. Das, "Fabrication Technologies for Three-Dimensional Integrated Circuits," Proceedings of the International Symposium on Quality Electronic Design, 2002, pp. 33-37.
18. J. Burns, L. McIlrath, J. Hopwood, C. Keast, D. P. Vu, K. Warner, and P. Wyatt, "An SOI-Based Three-Dimensional Integrated Circuit Technology," IEEE International Silicon on Insulator Conference, 2000, pp. 20-21.
19. J. A. Burns, C. K. Chen, J. M. Knect, and P. W. Wyatt, "A Wafer-Scale 3-D Circuit Integration Technology," IEEE Trans. Electron Dev. 53, No. 10, 2507-2516 (2006).
20. S. K. Kim, C. C. Liu, L. Xue, and S. Tiwari, "Crosstalk Attenuation with Ground Plane Structures in Three-Dimensionally Integrated Mixed Signal Systems," IEEE MTT-S International Microwave Symposium Digest, 2005, pp. 2155-2158.
21. C. K. Subramanian and G. W. Neudeck, "A Full-Wafer SOI Process for 3 Dimensional Integration," Proceedings of the Ninth Biennial IEEE Microelectronics Symposium, Melbourne, FL, 1991, pp. 195-198.
22. E. Beyne, "3D Interconnection and Packaging: Impending Reality or Still a Dream?" IEEE International Solid-State Circuits Conference, Digest of Technical Paper, February 15-19, 2004, pp. 138-139.
23. M. Chan, "The Potential and Realization of Multi-layers Three-Dimensional Integrated Circuit," Proceedings of the Sixth International Conference on Solid-State and Integrated-Circuit Technology, 2001, pp. 40-45.
24. J. U. Knickerbocker, C. S. Patel, P. S. Andry, C. K. Tsang, L. P. Buchwalter, E. J. Sprogis, H. Gan, et al., "3-D Silicon Integration and Silicon Packaging Technology Using Silicon Through-Vias," IEEE J. Solid-State Circuits 41, No. 8, 1718-1725 (2006).
25. C. Patel, C. Tsang, C. Schuster, F. E. Doany, H. Nyikal, C. W. Baks, R. Budd, et al., "Silicon Carrier with Deep Through-Vias, Fine Pitch Wiring and Through Cavity for Parallel Optical Transceiver," Proceedings of the IEEE Electronic Components and Technology Conference, 2005, pp. 1318-1324.
26. C. S. Patel, "Silicon Carrier for Computer Systems," Proceedings of the 43rd Annual Conference on Design Automation, San Francisco, CA, 2006, pp. 857-862.
27. J. U. Knickerbocker, C. S. Patel, P. S. Andry, C. K. Tsang, L. P. Buchwalter, D. Sprogis, H. Gan, et al., "Three Dimensional Silicon Integration Using Fine Pitch Interconnection, Silicon Processing and Silicon Carrier Packaging Technology," Proceedings of the IEEE Custom Integrated Circuits Conference, September 18-21, 2005, pp. 659-662.
28. P. Morrow, M. J. Kobrinsky, S. Ramanathan, C.-M. Park, M. Harmes, V. Ramachandrarao, H.-M. Park, G. Kloster, S. List, and S. Kim, "Wafer-Level 3D Interconnects via Cu Bonding," Proceedings of the Advanced Metallization Conference, 2004, pp. 125-130.
29. P. R. Morrow, C.-M. Park, S. Ramanathan, M. J. Kobrinsky, and M. Harmes, "Three-Dimensional Wafer Stacking Via Cu-Cu Bonding Integrated with 65-nm Strained-Si/Low-k CMOS Technology," IEEE Electron Device Lett. 27, No. 5, 335-337 (2006).
30. K. Bernstein, "Introduction to 3D Integration," International Solid-State Circuits Conference, Tutorial Presentation, 2006.
31. A. Hartstein, V. Srinivasan, T. R. Puzak, and P. G. Emma, "Cache Miss Behavior: Is it SQRT(2)," ACM International Conference on Computing Frontiers, 2006, pp. 313-320.
32. J. Cong, A. Jagannathan, Y. Ma, G. Reinman, J. Wei, and Y. Zhang, "An Automated Design Flow for 3D Microarchitecture Evaluation," Proceedings of the Conference on Asia Pacific Design Automation, Yokohama, Japan, 2006, pp. 384-389.
33. J. Cong, E. Kursun, Y. Liu, Y. Ma, and G. Reinman, "3D Architecture Modeling and Exploration," IEEE International VLSI/ULSI Multilevel Interconnection Conference, September 2007, pp. 231-238.
34. Y. Liu, Y. Ma, E. Kursun, G. Reinman, and J. Cong, "Fine-Grain 3D Integration for Microarchitecture Design Through Cube Packing Exploration," IEEE/ACM International Conference on Computer Design, 2007, pp. 259-266.
35. J. Cong and Y. Zhang, "Thermal Via Planning for 3D ICs", IEEE/ACM International Conference on Computer Aided Design, 2005, pp. 745-752.
36. E. G. Colgan, B. Furman, M. Gaynes, W. Graham, N. LaBianca, J. H. Magerlein, R. J. Polastre, et al., "A Practical Implementation of Silicon Microchannel Coolers for High Power Chips," Twenty-first Annual Semiconductor Thermal Measurement and Management Symposium, March 15-17, 2005, pp. 1-7.