Cache miss behavior: Is It √2?

Proceedings of the 3rd Conference on Computing Frontiers 2006, CF '06

Volumn 2006, Issue , 2006, Pages 313-320

  Hartstein, A ^a   Srinivasan, V ^a   Puzak, T R ^a   Emma, P G ^a  

^a IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

Cache organization; Memory hierarchy; Performance

Indexed keywords

CACHE ACCESS PATTERNS; CACHE MISS RATES; REFERENCE PATTERNS;

COMPUTER SIMULATION; DATA ACQUISITION; FILE ORGANIZATION; HIERARCHICAL SYSTEMS; STATISTICAL METHODS;

CACHE MEMORY;

EID: 34247381686     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1128022.1128064     Document Type: Conference Paper

References (16)

1. R. Kalla, B.Sinharoy, and J. Tendler. "IBM Power5 Chip: A dual-core multi-threaded processor", IEEE Micro 24(2), 40-47, 2004.
2. D. Boggs et al. "The microarchitecture of the Intel Pentium 4 processor on 90 nm technology", Intel Technology Journal 8, Issue 1, 1997.
3. http://www.amd.com, Technical Documentation. "AMD Opteron Product Data Sheet", Publication number 23932, 2004.
4. http://www.sun.com/processors/manuals/USIV_v1.0.pdf. "UltraSPARC IV Processor", User's Manual Supplement, Version 1.0, 2004.
5. C. K. Chow. "On Optimization of Storage Hierarchies", IBM Journal of R & D 18, 194 - 203, 1974.
6. C. K. Chow. "Determination of Cache's Capacity and its Matching Storage Hierarchy", IEEE Transactions on Computers, c-25, 157 -164, 1976.
7. J. S. Harper, D. J. Kerbyson and G. R. Nudd. "Efficient Analytical Modelling of Multi-Level Set-Associative Caches", Proceedings of the International Conference HPCN Europe. '99' 1593, pp. 473 - 482, 1999.
8. S. Przybylski, M. Horowitz and J. Hennessy. "Performance Tradeoffs in Cache Design", Proceedings of the 15th Annual International Symposium on Computer Architecture, pp. 290-298, 1988.
9. S. Przybylski, M. Horowitz and J. Hennessy. "Characteristics of Performance-Optimal Multi-Level Cache Hierarchies", Proceedings of the 16th Annual International Symposium on Computer Architecture, pp. 114- 121, 1989.
10. G. S. Rao. "Performance Analysis of Cache Memories", JACM 25, 378 - 395, 1978.
11. J. H. Saltzer. "A Simple Linear Model of Demand Paging Performance", CACM 17, 181 - 186, 1974.
12. A. J. Smith. "Cache Memories", Computing Surveys 14, 473-528, 1982.
13. M. H. Macdougall. "Instruction-level Program and Processor Modeling", Computer 7, 14 - 24, 1984.
14. J. P. Singh, H. S. Stone and D. F. Thiebaut. "A Model of Workloads and Its Use in Miss-Rate Prediction for Fully Associative Caches", IEEE Transactions on Computers 41, 811-825, 1992.
15. A. Hartstein and T. R. Puzak. "Optimum Power/Performance Pipeline Depth", Proc. of the 36th Annual IEEE/ACM International Symposium on Microarchitecture, pp. 117 -125, 2003.
16. D. Thiebaut, J. L. Wolf and H. S. Stone. "Synthetic Traces for Trace-Driven Simulation of Cache Memories", IEEE Transactions on Computers 41, 388 - 410, 1992.