Formal verification of analog and mixed signal designs: A survey

Microelectronics Journal

Volumn 39, Issue 12, 2008, Pages 1395-1404

  Zaki, Mohamed H ^a   Tahar, Sofiène ^a   Bois, Guy ^b  

^a Dept of Electrical and Computer Engineering   (Canada)

^b ÉCOLE POLYTECHNIQUE DE MONTRÉAL   (Canada)

Author keywords

Analog and mixed signal design verification; Formal verification; Survey

Indexed keywords

ALPHA PARTICLE SPECTROMETERS; ANALOG TO DIGITAL CONVERSION; ASSET MANAGEMENT; DIGITAL ARITHMETIC; DIGITAL TO ANALOG CONVERSION; EMBEDDED SYSTEMS; FORMAL METHODS; INTEGRATED CIRCUITS; PARTICLE SPECTROMETERS; PROCESS ENGINEERING; SURVEYS;

ANALOG AND MIXED SIGNAL DESIGN VERIFICATION; ANALOG AND MIXED SIGNALS; CHALLENGING TASKS; DESIGN CYCLE TIMES; DIGITAL DESIGNS; FORMAL VERIFICATION; FORMAL VERIFICATIONS; RESEARCH ACTIVITIES; VERIFICATION METHODS; VERIFICATION PROCESSES;

DESIGN;

EID: 56049122165     PISSN: 00262692     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.mejo.2008.05.013     Document Type: Review

References (60)

1. Kundert K., Chang H., Jefferies D., Lamant G., Malavasi E., and Sendig F. Design of mixed-signal systems-on-a-chip. IEEE Trans. Computer-Aided Design Integrated Circuits Syst. 19 12 (2000) 1561-1571
2. Pecheux F., Lallement C., and Vachoux A. VHDL-AMS and Verilog-AMS as alternative hardware description languages for efficient modeling of multidiscipline systems. IEEE Trans. Computer-Aided Design Integrated Circuits Syst. 24 2 (2005) 204-225
3. VHDL-AMS Language Reference Manual, 2004 〈http://www.eda.org/vhdl-ams/〉.
4. Verilog-AMS Language Reference Manual, 2004. Available from: 〈http://www.accellera.org〉.
5. Rutenbar R.A., Gielen G.G., and Antao B.A. Computer-Aided Design of Analog Integrated Circuits and Systems (2002), IEEE Press, New York
6. Kropf T. Introduction to Formal Hardware Verification (2000), Springer, Berlin
7. Alur R., Henzinger T.A., and Ho P.-H. Automatic symbolic verification of embedded systems. IEEE Trans. Software Eng. 22 3 (1996) 181-201
8. Clarke E.M., Grumberg O., and Peled D.A. Model Checking (2000), MIT Press, Cambridge, MA
9. W. Hartong, R. Klausen, L. Hedrich, Formal Verification for Nonlinear Analog Systems: Approaches to Model and Equivalence Checking, Advanced Formal Verification, Kluwer, Dordrecht, 2004, pp. 205-245.
10. A. Balivada, Y.V. Hoskote, J.A. Abraham, Verification of transient response of linear analog circuits, in: IEEE VLSI Test Symposium, 1995, pp. 42-47.
11. Seshadri S., and Abraham J.A. Frequency response verification of analog circuits using global optimization techniques. J. Electron. Test. 17 5 (2001) 395-408
12. L. Hedrich, E. Barke, A formal approach to verification of linear analog circuits with parameter tolerances, in: IEEE/ACM Design, Automation and Test in Europe, 1998, pp. 649-654.
13. L. Hedrich, E. Barke, A formal approach to nonlinear analog circuit verification, in: IEEE/ACM International Conference on Computer Aided Design, 1995, pp. 123-127.
14. A. Salem, Semi-formal verification of VHDL-AMS descriptions, in: IEEE International Symposium on Circuits and Systems, 2002, pp. 333-336.
15. Henzinger T.A., Ho P.-H., and Wong-Toi H. HyTech: a model checker for hybrid systems. Software Tools Technol. Transfer 1 1-2 (1997) 110-122
16. P. Kopke, T. Henzinger, A. Puri, P. Varaiya, What's decidable about hybrid Automata?, in: ACM Symposium on Theory of Computing, 1995, pp. 372-382.
17. Kurshan R.P. Computer-Aided Verification of Coordinating Processes: The Automata-Theoretic Approach (1995), Princeton University Press, Princeton, NJ
18. Kurshan R.P., and McMillan K.L. Analysis of digital circuits through symbolic reduction. IEEE Trans. Computer-Aided Design 10 11 (1991) 1350-1371
19. M.R. Greenstreet, Verifying safety properties of differential equations, in: Computer Aided Verification, Lecture Notes in Computer Science, vol. 1102, Springer, Berlin, 1996, pp. 277-287.
20. M.R. Greenstreet, I. Mitchell, Integrating projections, in: Hybrid Systems: Computation and Control, Lecture Notes in Computer Science, vol. 1386, Springer, Berlin, 1998, pp. 159-174.
21. C. Yan, M. Greenstreet, Circuit-level verification of a high-speed toggle, in: IEEE International Conference on Formal Methods in Computer-Aided Design, 2007, pp. 199-206.
22. M.R. Greenstreet, I. Mitchell, Reachability analysis using polygonal projections, in: Hybrid Systems: Computation and Control, Lecture Notes in Computer Science, vol. 1569, Springer, Berlin, 1999, pp. 103-116.
23. T. Dang, A. Donze, O. Maler, Verification of analog and mixed-signal circuits using hybrid system techniques, in: Formal Methods in Computer-Aided Design, Lecture Notes in Computer Science, vol. 3312, Springer, Berlin, 2004, pp. 14-17.
24. S. Gupta, B.H. Krogh, R.A. Rutenbar, Towards formal verification of analog designs, in: IEEE/ACM International Conference on Computer Aided Design, 2004, pp. 210-217.
25. E. Asarin, T. Dang, O. Maler, The d / d t tool for verification of hybrid systems, in: Computer Aided Verification, Lecture Notes in Computer Science, vol. 2404, Springer, Berlin, 2002, pp. 365-370.
26. A. Bemporad, M. Morari, Verification of hybrid systems via mathematical programming, in: Hybrid Systems: Computation and Control, Lecture Notes in Computer Science, vol. 1569, Springer, Berlin, 1999, pp. 31-45.
27. Chutinan A., and Krogh B.H. Computational techniques for hybrid system verification. IEEE Trans. Autom. Control 48 1 (2003) 64-75
28. G. Frehse, B.H. Krogh, R.A. Rutenbar, Verifying analog oscillator circuits using forward/backward abstraction refinement, in: IEEE/ACM Design, Automation and Test in Europe, 2006, pp. 257-262.
29. G. Frehse, PHAVer: algorithmic verification of hybrid systems past HyTech, in: Hybrid Systems: Computation and Control, Lecture Notes in Computer Science, vol. 3414, Springer, Berlin, 2005, pp. 258-273.
30. M. Zaki, G. Al Sammane, S. Tahar, G. Bois, Combining symbolic simulation and interval arithmetic for the verification of AMS designs, in: IEEE International Conference on Formal Methods in Computer-Aided Design, 2007, pp. 207-215.
31. S. Little, D. Walter, N. Seegmiller, C.J. Myers, T. Yoneda, Verification of analog and mixed-signal circuits using timed hybrid Petri nets, in: Automated Technology for Verification and Analysis, Lecture Notes in Computer Science, vol. 3299, Springer, Berlin, 2004, pp. 426-440.
32. W. Hartong, L. Hedrich, E. Barke, Model checking algorithms for analog verification, in: ACM/IEEE Design Automation Conference, 2002, pp. 542-547.
33. W. Hartong, L. Hedrich, E. Barke, On discrete modelling and model checking for nonlinear analog systems, in: Computer Aided Verification, Lecture Notes in Computer Science, vol. 2404, Springer, Berlin, 2002, pp. 401-413.
34. S. Little, D. Walter, K. Jones, C.J. Myers, Analog/mixed-signal circuit verification using models generated from simulation traces, in: Automated Technology for Verification and Analysis, Lecture Notes in Computer Science, vol. 4762, Springer, Berlin, 2007, pp. 114-128.
35. Myers C.J., Harrison R.R., Walter D., Seegmiller N., and Little S. The case for analog circuit verification. Electron. Notes Theor. Comput. Sci. 153 3 (2006) 53-63
36. S. Little, N. Seegmiller, D. Walter, C. Myers, T. Yoneda, Verification of analog/mixed-signal circuits using labeled hybrid Petri nets, in: International Conference on Computer-Aided Design, 2006, pp. 275-282.
37. L. Mendonça de Moura, B. Dutertre, N. Shankar, A tutorial on satisfiability modulo theories, in: Computer Aided Verification, Lecture Notes in Computer Science, vol. 4590, Springer, Berlin, 2007, pp. 20-36.
38. D. Walter, S. Little, N. Seegmiller, C. Myers, T. Yoneda, Symbolic model checking of analog/mixed-signal circuits, in: IEEE Asia and South Pacific Design Automation Conference, 2007, pp. 316-323.
39. D. Walter, S. Little, C. Myers, Bounded model checking of analog and mixed-signal circuits using an SMT solver, in: Automated Technology for Verification and Analysis, Lecture Notes in Computer Science, vol. 4762, Springer, Berlin, 2007, pp. 66-81.
40. Grabowski D., Platte D., Hedrich L., and Barke E. Time constrained verification of analog circuits using model-checking algorithms. Electron. Notes Theor. Comput. Sci. 153 3 (2006) 37-52
41. S. Steinhorst, A. Jesser, L. Hedrich, Advanced property specification for model checking of analog systems, in: Analog'06, 2006, pp. 63-68.
42. Freibothe M., Schönherr J., and Straube B. Formal verification of the quasi-static behavior of mixed-signal circuits by property checking. Electron. Notes Theor. Comput. Sci. 153 3 (2006) 23-35
43. Yuan J., Pixley C., and Aziz A. Constraint-Based Verification (2006), Springer, Berlin
44. Tan L., Kim J., and Lee I. Testing and monitoring model-based generated program. Electron. Notes Theor. Comput. Sci. 89 2 (2003) 128-148
45. O. Maler, D. Nickovic, A. Pnueli, Real-time temporal logic: past, present, future, in: Formal Modelling and Analysis of Timed Systems, Lecture Notes in Computer Science, vol. 3829, Springer, Berlin, 2005, pp. 2-16.
46. O. Maler, D. Nickovic, Monitoring temporal properties of continuous signals, in: Formal Modelling and Analysis of Timed Systems, Lecture Notes in Computer Science, vol. 3253, Springer, Berlin, 2004, pp. 152-166.
47. Accellera Property Specification Language Reference Manual, 2004. Available from: 〈http://www.accellera.org〉.
48. Thati P., and Rosu G. Monitoring algorithms for metric temporal logic specifications. Electron. Notes Theor. Comput. Sci. 113 (2005) 145-162
49. O. Maler, D. Nickovic, A. Pnueli, From MITL to timed automata, in: Formal Modelling and Analysis of Timed Systems, Lecture Notes in Computer Science, vol. 4202, Springer, Berlin, 2006, pp. 274-289.
50. D. Nickovic, O. Maler, AMT: a property-based monitoring tool for analog systems, in: Formal Modelling and Analysis of Timed Systems, Austria, Lecture Notes in Computer Science, vol. 4763, Springer, Berlin, 2007, pp. 304-319.
51. G. Al Sammane, M. Zaki, Z.J. Dong, S. Tahar, Towards assertion based verification of analog and mixed signal designs using PSL, in: Languages for Formal Specification and Verification, Forum on Specification and Design Languages, 2007.
52. T.R. Dastidar, P.P. Chakrabarti, Verification system for transient response of analog circuits using model checking, in: IEEE International Conference on VLSI, 2005, pp. 195-200.
53. Dastidar T.R., and Chakrabarti P.P. A verification system for transient response of analog circuits. ACM Trans. Design Autom. Electron. Syst. 12 3 (2007) 1-39
54. Frehse G., Krogh B., Rutenbar R., and Maler O. Time domain verification of oscillator circuit properties. Electron. Notes Theor. Comput. Sci. 153 3 (2006) 9-22
55. M.H. Zaki, S. Tahar, G. Bois, A practical approach for monitoring analog circuits, in: IEEE/ACM Great Lakes Symposium on VLSI, 2006, pp. 330-335.
56. A. Ghosh, R. Vemuri, Formal verification of synthesized analog circuits, in: ACM/IEEE International Conference on Computer Design, 1999, pp. 40-45.
57. Hanna K. Reasoning about analog-level implementations of digital systems. Formal Methods Syst. Design 16 2 (2000) 127-158
58. K. Hanna, Reasoning about real circuits, in: Theorem Proving in Higher Order Logics, Lecture Notes in Computer Science, vol. 859, Springer, Berlin, 1994, pp. 235-253.
59. K. Hanna, Automatic verification of mixed-level logic circuits, in: IEEE International Conference on Formal Methods in Computer-Aided Design, Lecture Notes in Computer Science, vol. 1522, Springer, Berlin, 1998, pp. 133-166.
60. G. Al Sammane, M. Zaki, S. Tahar, A symbolic methodology for the verification of analog and mixed signal designs, in: IEEE/ACM Design Automation and Test in Europe, 2007, pp. 249-254.