Verifying analog oscillator circuits using forward/backward abstraction refinement

Proceedings -Design, Automation and Test in Europe, DATE

Volumn 1, Issue , 2006, Pages

  Frehse, Goran ^a   Krogh, Bruce H ^b   Rutenbar, Rob A ^b  

^a VERIMAG   (France)

^b CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ABSTRACTING; ITERATIVE METHODS; MATHEMATICAL MODELS; STORAGE ALLOCATION (COMPUTER); VARIABLE FREQUENCY OSCILLATORS;

CYCLIC INVARIANTS; LIMIT CYCLE OSCILLATIONS; OSCILLATOR CIRCUITS;

ANALOG CIRCUITS;

EID: 34047119262     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2006.244113     Document Type: Conference Paper

References (11)

1. R. Alur, C. Courcoubetis, N. Halbwachs, T. A. Henzinger, P.H. Ho, X. Nicollin, A. Olivero, J. Sifakis, and S. Yovine. The algorithmic analysis of hybrid systems. Theoretical Computer Science, 138(1):3-34, 1995.
2. R. Bagnara, E. Ricci, E. Zaffanella, and P. M. Hill. Possibly not closed convex polyhedra and the Parma Polyhedra Library. In M. V. Hermenegildo and G. Puebla, editors, Static Analysis: Proc. Int. Symp., volume 2477 of LNCS, pages 213-229. Springer, 2002.
3. T. Dang, A. Donze, and O. Maler. Verification of analog and mixed-signal circuits using hybrid system techniques. In FMCAD 2004, Austin, Texas, 2004.
4. B. De Muer and M. Steyaert. CMOS Fractional-N Synthesizers. Kluwer, 2003.
5. D. A. Divekar. Fet Modeling for Circuit Simulation. Kluwer, 1988.
6. G. Frehse. PHAVer: Algorithmic verification of hybrid systems past HyTech. In M. Morari and L. Thiele, editors, Hybrid Systems: Computation and Control (HSCC'05), Mar. 9 11, 2005, Zürich, CH, 2005. PHAVer is available at http://www.es.ru.nl/~goranf/.
7. G. Frehse, B. H. Krogh, R. A. Rutenbar, and O. Maler. Time domain verification of oscillator circuit properties. In Workshop on Formal verification of Analog Circuits (ETAPS Satellite Event), Edinburgh, Scotland, April 2-10, 2005.
8. D. Grabowski, D. Platte, L. Hedrich, and E. Barke. Time constrained verification of analog circuits using model-checking algorithms. In Formal verification of Analog Circuits, Edinburgh, Scotland, April 2005.
9. S. Gupta, B. H. Krogh, and R. A. Rutenbar. Towards formal verification of analog designs. In ICCAD 2004, Sen Jose, CA (USA), 2004.
10. W. Hartong, L. Hedrich, and E. Barke. On discrete modeling and model checking for nonlinear analog systems. In E. Brinksma and K. G. Larsen, editors, CAV, volume 2404 of LNCS, pages 401-413. Springer, 2002.
11. K. Kundert, J. White, and A. Sangiovanni-Vincentelli. Steady-State Methods for Simulating Analog and Microwave Circuits. Kluwer Academic Publishers, 1990.