Monitoring Algorithms for Metric Temporal Logic Specifications

Electronic Notes in Theoretical Computer Science

Volumn 113, Issue SPEC. ISS., 2005, Pages 145-162

  Thati, Prasanna ^a   Rou, Grigore ^a  

^a UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

Execution trace; Metric temporal logic; Runtime verification; Specification

Indexed keywords

EXECUTION TRACE; METRIC TEMPORAL LOGIC; RUNTIME VERIFICATION; SPECIFICATION;

ALGORITHMS; COMPUTER SIMULATION; DISCRETE TIME CONTROL SYSTEMS; FORMAL LOGIC; METRIC SYSTEM; MONITORING; REAL TIME SYSTEMS;

PROGRAMMABLE LOGIC CONTROLLERS;

EID: 11344251138     PISSN: 15710661     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.entcs.2004.01.029     Document Type: Conference Paper

References (22)

1. R. Alur, and T. Henzinger Real time logics: complexity and expressiveness Fifth annual symposium on logic in computer science 1990 IEEE Computer Society Press 390 401
2. R. Alur, and T. Henzinger Logics and models of real time: A survey Real Time: Theory in Practice Lecture Notes in Computer Science volume 600 1992 Springer Verlag
3. H. Barringer, A. Goldberg, K. Havelund, and K. Sen. Program monitoring with LTL in Eagle. In Workshop on Parallel and Distributed Systems: Testing and Debugging, 2004. To appear
4. H. Barringer, A. Goldberg, K. Havelund, and K. Sen Rule-based runtime verification Proceedings of 5th International Conference on Verification, Model Checking and Abstract Interpretation (VMCAI'04) Lecture Notes in Computer Science 2004
5. R.E. Bryant Graph-based algorithms for boolean function manipulation IEEE Transactions on Computers 35 8 1986 677 691
6. Doron Drusinsky The Temporal Rover and the ATG Rover SPIN Model Checking and Software Verification Lecture Notes in Computer Science volume 1885 2000 Springer 323 330
7. B. Finkbeiner, and H. Sipma Checking finite traces using alternating automata Electronic Notes in Theoretical Computer Science 55 2 2001
8. M. Geilen On the construction of monitors for temporal logic properties Electronic Notes in Theoretical Computer Science 55 2 2001
9. M.C.W. Geilen. An improved on-the-fly tableau construction for a real-time temporal logic. In International Conference on Computer Aided Verification, July 2003
10. K. Havelund, and G. Rou Monitoring Java programs with Java PathExplorer Electronic Notes in Theoretical Computer Science 55 2 2001
11. K. Havelund, and G. Rou Monitoring programs using rewriting Automated Software Engineering 2001 Institute of Electrical and Electronics Engineers Computer Society
12. K. Havelund, and G. Rou Synthesizing monitors for safety properties Tools and Algorithms for Construction and Analysis of Systems Lecture Notes in Computer Science 2280 2002 342 356
13. Klaus Havelund Proceedings of a Computer Aided Verification (CAV'01) Electronic Notes in Theoretical Computer Science volume 55 2001 Elsevier Science satellite workshop
14. Jieh Hsiang Refutational Theorem Proving using Term Rewriting Systems Artificial Intelligence 25 1985 255 300
15. R. Koymans Specifying real-time properties with metric temporal logic Real Time Systems 2 4 1990 255 299
16. O. Kupferman and M. Y. Vardi. Freedom, Weakness, and Determinism: From linear-time to branching-time. In Proceedings of the IEEE Symposium on Logic in Computer Science, pages 81-92, 1998
17. O. Kupferman, and M.Y. Vardi Model Checking of Safety Properties Proceedings of the Conference on Computer-Aided Verification Lecture Notes in Computer Science 1999
18. Zohar Manna, and Amir Pnueli Temporal Verification of Reactive Systems: Safety 1995 Springer New York
19. N. Markey, and Ph. Schnoebelen Model checking a path (preliminary report) 14th Int. Conf. Concurrency Theory Lecture Notes in Computer Science 2761 2003 Springer 251 265
20. G. Rou, and M. Viswanathan Testing extended regular language membership incrementally by rewriting Rewriting Techniques and Applications Lecture Notes in Computer Science 2706 2003
21. P. Thati and G. Rosu. Monitoring algorithms for metric temporal logic specifications. Technical Report UIUC DCS-R-2003-2395, Department of Computer Science, University of Illinois at Urbana Champaign, 2003
22. P. Wolper. Synthesis of Communicating Processes from Temporal Logic Specifications. PhD thesis, Stanford University, Dpeartment of Computer Science, 1982