New reverse converters for the moduli set { 2n - 3, 2n - 1, 2n + 1, 2n + 3 }

AEU - International Journal of Electronics and Communications

Volumn 62, Issue 9, 2008, Pages 643-658

  Ananda Mohan, P V ^a  

^a Electronics Corporation of India Limited   (India)

Author keywords

DSP; Residue number systems (RNS); Reverse converters; Three moduli sets

Indexed keywords

DSP; MODULI SETS; RESIDUE NUMBER SYSTEMS (RNS); REVERSE CONVERTERS; THREE MODULI SETS;

EID: 49849094183     PISSN: 14348411     EISSN: 16180399     Source Type: Journal    
DOI: 10.1016/j.aeue.2007.08.008     Document Type: Article

References (69)

1. Szabo N.S., and Tanaka R.I. Residue arithmetic and its applications to computer technology (1967), McGraw-Hill, New York
2. Soderstrand M.A., Jenkins W.K., Jullien G.A., and Taylor F.J. Residue number system arithmetic: modern applications in signal processing (1986), IEEE Press, New York
3. Ananda Mohan P.V. Residue number systems: algorithms and Architectures (2002), Kluwer Academic Publishers, New York
4. Taylor F.J. Residue arithmetic: a tutorial with examples. IEEE Comput Mag 17 (1984) 50-62
5. Freking WL, Parhi KK. Low-power FIR digital filters using residue arithmetic. In: Conference record of the 31st Asilomar conference on signals, systems and computers (ACSSC 1997), vol. 1, Pacific Grove, CA, USA; 1997. p. 739-43.
6. D'Amora A, et al. Reducing power dissipation in complex digital filters by using the quadratic residue number system. In: Conference record of the 34th Asilomar conference on signals, systems and computers (ACSSC 2000), vol. 2, Pacific Grove, CA, USA; 2000. p. 879-83.
7. Cardarill GC, et al. Low-power implementation of polyphase filters in Quadratic Residue Number system. In: Proceedings of the IEEE international symposium on circuits and systems (ISCAS 2004), vol. 2, Vancouver, BC, Canada; 2004. p. 725-8.
8. Shanbag N.R., and Siferd R.E. A single-chip pipelined 2-D FIR filter using residue Arithmetic. IEEE J Solid-State Circuits 26 (1991) 796-805
9. Toivonen T., and Heikkila J. Video filtering with fermat number theoretic transforms using residue number system. IEEE Trans Circuits Syst Video Technol 16 (2006) 128-135
10. Schwemmlein J., Posch K.C., and Reinhard P. RNS modulo reduction upon a restricted base value set and its applicability to RSA cryptography. Computer Security 17 (1998) 637-650
11. Nozaki H., Motoyama M., Shimbo A., and Kawamura S. Implementation of RSA algorithm based on RNS Montgomery multiplication. In: Paar C. (Ed). Cryptographic hardware and embedded systems-CHES (2001), Springer, Berlin, Germany 364-376
12. Bajard J.-C., Didier L.S., and Kornerup P. An RNS Montgomery modular multiplication algorithm. IEEE Trans Comput 47 (1998) 766-776
13. Bajard J.-C., and Imbert L. A full RNS implementation RSA. IEEE Trans Comput 53 (2004) 769-774
14. Schinianakis DM, Kakarountas AP, Stouraitis T. A new approach to elliptic curve cryptography: an RNS architecture. IEEE Mediterranean electrotechnical conference, Benalmádena (Málaga), Spain; May 16-19, 2006. p. 1241-5.
15. Yang L.-L., and Hanzo L. A residue number system based parallel communication scheme using orthogonal signaling: part I-system outline. IEEE Trans Veh Technol 51 (2002) 1534-1546
16. Chaves R, Sousa L. RDSP: A RISC DSP based on residue number system. In: Proceedings of the Euromicro symposium on digital systems design: architectures, methods, and tools, Antalya, Turkey; 2003. p. 128-35.
17. Wei W, et al. RNS application for digital image processing. In: Proceedings of the 4th IEEE international workshop on system-on-chip for real time applications, Banff, Alta, Canada; 2004. p. 77-80.
18. Bernardson P. Fast memory-less over 64 bit, residue to binary converter. IEEE Trans Circuits Syst 32 (1985) 298-300
19. Ibrahim K.M., and Saloum S.N. An efficient residue to binary converter design. IEEE Trans Circuits Syst 35 (1988) 1156-1158
20. Bi G., and Jones E.V. Fast conversion between binary and residue numbers. Electron Lett 24 (1988) 1195-1197
21. Andraros S., and Ahmad H. A new efficient memory-less residue to binary converter. IEEE Trans Circuits Syst 35 (1988) 1441-1444
22. Dhurkadas A. Comments on "an efficient residue to binary converter design". IEEE Trans Circuits Syst 37 (1990) 849-850
23. Ananda Mohan PV, Poornaiah DV. Novel RNS to binary converters. IEEE Int Symp Circuits Syst 1991;3:1541-4.
24. Vinnakota B., and Rao V.V.B. Fast conversion techniques for binary to RNS. IEEE Trans Circuits Syst I, Reg Papers 41 (1994) 927-929
25. Piestrak S.J. A high-speed realization of residue to binary system conversion. IEEE Trans Circuits Syst II, Exp Briefs 42 (1995) 661-663
26. k + 1). IEEE Trans Circuits Syst II, Exp Briefs 44 (1997) 53-57
27. Ananda Mohan P.V. Evaluation of fast conversion techniques for binary-residue number systems. IEEE Trans Circuits Syst I, Reg Papers 45 (1998) 1107-1109
28. Dhurkadas A. Comments on "A high speed realisation of a residue to binary number system converter". IEEE Trans Circuits Syst II, Exp Briefs 45 (1998) 446-447
29. n + 1] moduli set. IEEE Trans Circuits Syst II, Exp Briefs 45 (1998) 998-1002
30. Conway R., and Nelson J. Fast converter for 3 moduli RNS using new property of CRT. IEEE Trans Comput 48 (1999) 852-860
31. Wang Y., Swamy M.N.S., and Ahmad M.O. Residue to binary number converters for three moduli sets. IEEE Trans Circuits Syst II, Exp Briefs 46 (1999) 180-183
32. k + 1)". IEEE Trans Circuits Syst II, Exp Briefs 47 (2000) 972-974
33. Wang Z., Jullien G.A., and Miller W.C. An improved residue to binary converter. IEEE Trans Circuits Syst I, Reg Papers 47 (2000) 1437-1440
34. n + 1] moduli set". IEEE Trans Circuits Syst II, Exp Briefs 48 (2001) 1031
35. n + 1). IEEE Trans Signal Process 50 (2002) 1772-1779
36. Wang W., Swamy M.N.S., Ahmad M.O., and Wang Y. A study of the residue-to-binary converters for the three moduli sets. IEEE Trans Circuits Syst I, Reg Papers 50 (2003) 235-243
37. k - 1 - 1). IEEE Trans Circuits Syst II, Exp Briefs 45 (1998) 204-209
38. k - 1 - 1 } RNS and a scheme for its VLSI implementation. IEEE Trans Circuits Syst II, Exp Briefs 47 (2000) 1576-1581
39. k - 1 - 1 } RNS and a scheme for its VLSI implementation". IEEE Trans Circuits Syst II, Exp Briefs 49 (2002) 230
40. Premkumar A.B. An RNS to binary converter in 2 n - 1, 2 n, 2 n + 1 moduli set. IEEE Trans Circuits Syst II, Exp Briefs 39 (1992) 480-482
41. Premkumar A.B., Bhardwaj M., and Srikanthan T. Highspeed and low-cost reverse converters for the (2 n - 1, 2 n, 2 n + 1) moduli set. IEEE Trans Circuits Syst II, Exp Briefs 45 (1998) 903-908
42. Premkumar A.B. An RNS to binary converter in a three moduli set with common factors. IEEE Trans Circuits Syst II, Exp Briefs 42 (1995) 298-301
43. Wang Y., Swamy M.N.S., and Ahmad M.O. Residue to binary converters for three moduli sets. IEEE Trans Circuits Syst II, Exp Briefs 46 (1999) 180-183
44. Premkumar A.B. Corrections to "An RNS to binary converter in a three moduli set with common factors". IEEE Trans Circuits Syst II, Exp Briefs 51 (2004) 43
45. 2 n + 1 } based on the new Chinese remainder theorem. IEEE Trans Circuits Syst I, Reg Papers 50 (2003) 1296-1303
46. n + 1 - 1 }. J Circuit Syst Comput 10 (2000) 85-99
47. n - 1 - 1 }. IEE Proc Comput Digit Tech 152 (2005) 687-696
48. n + 1 + 1 }. IEEE Trans Circuits Syst I, Reg Papers 54 (2007) 1245-1254
49. n + 1 + 1 } (1999), IEEE Conference on Computer Arithmetic
50. n + 3). IEEE Trans Circuits Syst II, Exp Briefs 51 (2004) 152-155
51. 2 n + 1 }. Circ Syst Sig Proc 26 (2007) 215-228
52. Cao B., Chang C.H., and Srikanthan T. A residue to binary converter for a new five-moduli set. IEEE Trans Circuits Syst I, Reg Papers 54 (2007) 1041-1049
53. n - 1 }. IEEE Trans Circuits Syst II, Exp Briefs 2007, in print.
54. Skavantzos A, Stouraitis T. Grouped-moduli residue number systems for fast signal processing. In: Proceedings of the IEEE international symposium on circuits and systems, vol. 3, 1999. p. 478-83.
55. Skavantzos A., and Abdallah M. Implementation issues of the two-level residue number system with pairs of conjugate moduli. IEEE Trans Signal Process 47 (1999) 826-838
56. n - 1 adder design. IEEE Trans Circ Syst 41 (1994) 463-467
57. n - 1). In: 39th Midwest symposium on circuits and systems; 1997. p. 1301-4.
58. n ± 1) addition and multiplication. In: Proceedings of IEEE symposium on computer arithmetic 1999. p. 158-67.
59. n + 1 multipliers. IEEE Trans Circuits Syst I, Reg Papers 52 (2005) 1166-1178
60. Ananda Mohan PV. Novel design for binary to RNS converters. In: Proceedings of the IEEE international symposium on circuits and systems, London, UK; 1994. p. 357-60.
61. Ananda Mohan P.V. Efficient design of Binary to RNS converters. J Circuits Syst Comput 9 (1999) 145-154
62. Piestrak SJ. Design of residue generators and multioperand modulo adders using carry save adders. In: Proceedings of the 10th symposium on computer arithmetic 1991. p. 100-7.
63. Premkumar A.B. A formal framework for conversion from binary to residue numbers. IEEE Trans Circuits Syst II, Exp Briefs 49 (2002) 135-144
64. Premkumar A.B., Ang E.L., and Lai E.M.-K. Improved memoryless RNS forward converter based on periodicity of residues. IEEE Trans Circuits Syst II, Exp Briefs 53 (2006) 133-137
65. Meehan S.J., O'Neil S.D., and Vaccaro J.J. An universal input and output RNS converter. IEEE Trans Circuits Syst 37 (1990) 799-803
66. Walter C.D. Space-time trade-offs for higher radix modular multiplication using repeated addition. IEEE Trans Comput 46 (1997) 138-141
67. Montgomery P.L. Modular multiplication without trial division. Math Comput 44 (1985) 519-521
68. Koc C.K., Acar T., and Kaliski Jr. B.S. Analyzing and comparing montgomery multiplication algorithms. IEEE Micro 16 (1996) 26-33
69. n + 3 }, SPCOM, Bangalore; 2004. p. 188-92.