RNS-to-binary converters for two four-moduli sets {2n - 1,2n, 2n + 1, 2n+1 - 1} and {2n -1,2n, 2n + 1,2n+1+1}

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 54, Issue 6, 2007, Pages 1245-1254

  Ananda Mohan, P V ^a   Premkumar, A B ^b  

^a Electronics Corporation of India Limited   (India)

^b NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

Author keywords

Digital signal processing; Mixed radix conversion (MRC); Powers of two related moduli set; Residue number system (RNS) to binary conversion; Reverse converters; VLSI architectures

Indexed keywords

ANALOG TO DIGITAL CONVERSION; DIGITAL SIGNAL PROCESSING; OPTIMIZATION; SET THEORY;

MIXED RADIX CONVERSION; POWERS OF TWO RELATED MODULI SET; RESIDUE NUMBER SYSTEM (RNS)-TO-BINARY CONVERSION; REVERSE CONVERTERS;

VLSI CIRCUITS;

EID: 34250888795     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2007.895515     Document Type: Article

References (43)

1. N. S. Szabo and R. I. Tanaka, Residue Arithmetic and Its Applications to Computer Technology. New-York: Mc-Graw Hill, 1967.
2. P. V. Ananda Mohan, Residue Number Systems: Algorithms and Architectures. New York: Kluwer Academic, 2002.
3. M. A. Soderstrand, W. K. Jenkins, G. A. Jullien, and F. J. Taylor, Residue Number System Arithmetic: Modern Applications in Digital Signal Processing. New York: IEEE Press, 1986.
4. F. J. Taylor, "Residue arithmetic: A tutorial with examples," IEEE Comput. Mag., vol. 17, pp. 50-62, May 1984.
5. P. Bernardson, "Fast memory-less over 64-bit, residue to binary converter," IEEE Trans. Circuits Syst., vol. CAS-32, no. 3, pp. 298-300, Mar. 1985.
6. K. M. Ibrahim and S. N. Saloum, "An efficient residue to binary converter design," IEEE Trans. Circuits Syst., vol. 35, no. 9, pp. 1156-1158, Sep. 1988.
7. G. Bi and E. V. Jones, "Fast conversion between binary and residue numbers," Electron. Lett., vol. 24, pp. 1195-1197, Sep. 1988.
8. S. Andraros and H. Ahmad, "A new efficient memory-less residue to binary converter," IEEE Trans. Circuits Syst., vol. 35, no. 11, pp. 1441-1444, Nov. 1988.
9. A. Dhurkadas, "Comments on "An efficient residue to binary converter design"," IEEE Trans. Circuits Syst., vol. 37, no. 6, pp. 849-850, Jun. 1990.
10. P. V. Ananda Mohan and D. V. Poornaiah, "Novel RNS to binary converters," in Proc. Int. Symp. Circuits Syst., Singapore, 1991, pp. 1541-1544.
11. B. Vinnakota and V. V. B. Rao, "Fast conversion techniques for binary to RNS," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 41, no. 9, pp. 927-929, Sep. 1994.
12. S. J. Piestrak, "A high- speed realisation of residue to binary system conversion," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 42, no. 6, pp. 661-663, Jun. 1995.
13. k + 1)," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 44, no. 1, pp. 53-57, Jan. 1997.
14. P. V. Ananda Mohan, "Evaluation of fast conversion techniques for binary-residue number systems," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 45, no. 11, pp. 1107-1109, Nov. 1998.
15. A. Dhurkadas, "Comments on "A high speed realisation of a residue to binary number system converter", IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 45, no. 4, pp. 446-447, Apr. 1998.
16. n + 1] moduli set," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 45, no. 9, pp. 998-1002, Sep 1998.
17. R. Conway and J. Nelson, "Fast converter for 3 moduli RNS using new property of CRT," IEEE Trans. Comput., vol. 48, pp. 852-860, 1999.
18. Y. Wang, M. N. S. Swamy, and M. O. Ahmad, "Residue to binary number converters for three moduli sets," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 46, no. 2, pp. 180-183, Feb. 1999.
19. k + 1)," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process. vol. 47, no. 9, pp. 972-974, Sep. 2000.
20. Z. Wang, G. A. Jullien, and W. C. Miller, "An improved residue to binary converter," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 47, no. 10, pp. 1437-1440, Oct. 2000.
21. n + 1] 1 moduli set"," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 48, no. 10, p. 1031, Oct. 2001.
22. n + 1)," IEEE Trans. Signal Process., vol. 50, no. 9, pp. 1772-1779, Sep. 2002.
23. W. Wang, M. N. S. Swamy, M. O. Ahmad, and Y. Wang, "A study of the residue-to-binary converters for the three moduli sets," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 50, no. 2, pp. 235-243, Feb. 2003.
24. k + 1)," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 45, no. 2, pp. 204-209, Feb. 1998.
25. k-1 - 1} RNS and a scheme for its VLSI implementation," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 47, no. 11, pp. 1576-1581, Nov. 2000.
26. k-1 - 1} RNS and a scheme for its VLSI implementation," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 49, no. 3, p.230, Mar. 2002.
27. A. B. Premkumar, "An RNS to binary converter in 2n - 1, 2n, 2n + 1 moduli set," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 39, no. 5, pp. 480-482, May 1992.
28. A. B. Premkumar, M. Bhardwaj, and T. Srikanthan, "High-speed and low-cost reverse converters for the (2n - 1, 2n, 2n + 1) moduli set," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 45, pp. 903-908, 1998.
29. A. B. Premkumar, "An RNS to binary converter in a three moduli set with common factors," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 42, no. 3, pp. 298-301, Mar. 1995.
30. Y. Wang, M. N. S. Swamy, and M. O. Ahmad, "Residue to binary converters for three moduli sets," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 46, no. 2, pp. 180-183, Feb. 1999.
31. A. B. Premkumar, "Corrections to "An RNS to binary converter in a three moduli set with common factors"," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 51, no. 1, pp. 43-47, Jan. 2004.
32. 2n + 1 } base on the new Chinese Remainder Theorem," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 50, no. 7, pp. 1296-1303, Jul. 2003.
33. n+1 + 1}," in IEEE Conf. Computer Arithmetic, Apr. 1999.
34. n+1 - 1}" J. Circuits Syst. Comput., vol. 10, pp. 85-99, 2000.
35. n + 3)," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 51, no. 2, pp. 152-155, Feb. 2004.
36. P. V. Ananda Mohan, "Novel design for binary to RNS converters," in Proc. Int. Symp. Circuits Syst., London, U.K., 1994, pp. 357-360.
37. P. V. Ananda Mohan, "Efficient design of binary to RNS converters," J. Circuits Syst. Comput., vol. 9, pp. 145-154, 1999.
38. S. J. Piestrak, "Design of residue generators and multi-operand modulo adders using carry save adders," in Proc. 10th Symp. Comput. Arithmetic, Jun. 1991, pp. 100-107.
39. A. B. Premkumar, "A formal framework for conversion from binary to residue numbers," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 49, no. 2, pp. 135-144, Feb. 2002.
40. A. B. Premkumar, E. L. Ang, and E. M.-K. Lai, "Improved memoryless RNS forward converter based on periodicity of residues," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 2, pp. 133-137, Feb. 2006.
41. n - 1 adder design," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 41, no. 4, pp. 463-467, Apr. 1994.
42. Q. Tong and N. K. Jha, "Design of C-testable DCVS binary array dividers," IEEE J. Solid-State Circuits, vol. 26, no. 2, pp. 134-141, Apr. 1991.
43. T. Kutsuwa, M. Mun, and K. Ebata, "Configuration and evaluation of 2's complement multiplication-division arrays," IEEE Trans. Circuits Syst., vol. CAS-34, no. 3, pp. 304-308, Mar. 1987.