RNS-to-binary converter for a new three-moduli set {2n+1- l,2n,2n- 1}

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 54, Issue 9, 2007, Pages 775-779

  Ananda Mohan, Pemmaraju V ^a  

^a Electronics Corporation of India Limited   (India)

Author keywords

Digital signal processor (DSP); residue number system (RNS); reverse converters; three moduli sets

Indexed keywords

ANALOG TO DIGITAL CONVERSION; BINARY IMAGES; COMPUTER ARCHITECTURE; DIGITAL SIGNAL PROCESSING;

RESIDUE NUMBER SYSTEM; REVERSE CONVERTERS; THREE-MODULI SETS;

DIGITAL SIGNAL PROCESSORS;

EID: 34648840399     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2007.900844     Document Type: Article

References (17)

1. N. S. Szabo and R. I. Tanaka, Residue Arithmetic and Its Applications to Computer Technology. New York: Mc-Graw Hill, 1967.
2. M. A. Soderstrand, W. K. Jenkins, G. A. Jullien, and F. J. Taylor, Residue Number System Arithmetic: Modern Applications in Digital Signal Processing. New York: IEEE Press, 1986.
3. S. J. Piestrak, “A high-speed realization of residue to binary system converter,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 42, no. 10, pp. 661–663, Oct. 1995.
4. A. Dhurkadas, “Comments on ‘A high-speed realization of a residue to binary number system converter’,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 45, no. 3, pp. 446–447, Mar. 1998.
5. n+ 1}-moduli set,” IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 45, no. 9, pp. 998–1002, Sep. 1998.
6. n+ 1},” IEEE Trans. Signal Processing, vol. 50, no. 7, pp. 1772–1779, Jul. 2002.
7. k-1- 1},” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 45, no. 2, pp. 204–209, Feb. 1998.
8. k-1- 1} RNS and a scheme for its VLSI implementation,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 47, no. 12, pp. 1576–1581, Dec. 2000.
9. n+1- 1},” J. Circuits Syst. Comput., vol. 10, pp. 85–99, 2000.
10. k- 1 adder design,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 41, pp. 463–466, 1994.
11. W. Wang, M. N. S. Swamy, M. O. Ahmad, and Y. Wang, “A study of the residue-to-binary converters for the three-moduli sets,” IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 50, no. 2, p., Feb. 2003.
12. n+1- 1},” Proc. IEE Comput. Digit. Tech., vol. 152, no. 5, pp. 687–696, Sep. 2005.
13. n+1- 1},” in Proc. ISCAS, 2003, vol. 4, pp. 536–539.
14. G. Bi and E. V. Jones, “Fast conversion between binary and residue numbers,” Electron. Lett., vol. 24, pp. 1195–1197, Sep. 1988.
15. n- 1),” in Proc. 39th Midwest Symp. Circuits Syst., 1997, pp. 1301–13044.
16. n± 1) addition and multiplication,” in Proc. IEEE Symp. Comput. Arithm., Apr. 1999, pp. 158–167.
17. k-1- 1} RNS and a scheme for its VLSI implementation’,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 49, no. 3, p. 230, Mar. 2002.