Improved Memoryless RNS Forward Converter Based on the Periodicity of Residues

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 53, Issue 2, 2006, Pages 133-137

  Premkumar, A B ^a   Ang, E L ^a   Lai, Edmund M K ^a  

^a NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

Author keywords

Forward and reverse converters; periodicity; processing elements; property; residue number system (RNS)

Indexed keywords

BINARY CODES; DIGITAL ARITHMETIC; NUMBER THEORY; NUMBERING SYSTEMS;

FORWARD CONVERTER; MEMORYLESS FORWARD CONVERTER ARCHITECTURE; PERIODICITY PROPERTY; RESIDUE NUMBER SYSTEM (RNS); REVERSE CONVERTER; SERIAL CONVERSION;

CODE CONVERTERS;

EID: 33144489882     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2005.857090     Document Type: Article

References (11)

1. A. B. Premkumar, “A formal framework for conversion from binary to residue numbers,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 46, no. 2, pp. 135–144, Feb. 2002.
2. G. Alia and E. Martinelli, “A VLSI algorithm for direct and reverse conversion from weighted binary number to residue number system,” IEEE Trans. Circuits Syst., vol. CAS-31, no. 12, pp. 1425–1431, Dec. 1984.
3. G. Alia and E. Martinelli, “VLSI binary—Residue converters for pipelined processing,” Comput. J., vol. 33, no. 5, pp. 473–475, 1990.
4. N. S. Szabo and R. I. Tanaka, Residue Arithmetic and Its Applications to Computer Technology. New York: McGraw-Hill, 1967.
5. R.M. Capocelli and R. Giancarlo, “Efficient VLSI networks for converting an integer from binary system to residue number system and vice versa,” IEEE Trans. Circuits Syst., vol. 35, no. 11, pp. 1425–1431, Nov. 1988.
6. S. Piestrak, “Design of residue generators and multioperand modular adders using carry save adders,” in Proc. 10th IEEE Symp. Comput. Arith., Jun. 1991, pp. 100–107.
7. S. Piestrak, “Design of residue generators and multioperand modular adders using carry save adders,” IEEE Trans. Comput., vol. 43, no. 1, pp. 68–77, Jan. 1994.
8. S. Piestrak, “Design of squarers modulo a with low-level pipelining,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 49, no. 1, pp. 31–41, Jan. 2002.
9. P. V. A. Mohan, “Novel design for binary to RNS converters,” in Proc. IEEE Int. Symp. Circuits Syst., 1994, pp. 357–360.
10. P. V. A. Mohan, Residue Number Systems: Algorithms and Architectures. Norwell, MA: Kluwer, 2002.
11. P. V. A. Mohan, “Efficient design of binary to RNS converters,” J. Circuits Syst. Comput., vol. 9, no. 3-4, pp. 145–154, 1999.