A residue-to-binary converter for a new five-moduli set

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 54, Issue 5, 2007, Pages 1041-1049

  Cao, Bin ^a   Chang, Chipo Hong ^b   Srikanthan, Thambipillai ^b  

^a SEAGATE TECHNOLOGY   (United States)

^b NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

Author keywords

Mixed radix conversion (MRC); Residue arithmetic; Residue number system (RNS); Residue to binary converter; VLSI

Indexed keywords

ADDERS; ALGORITHMS; DIGITAL ARITHMETIC; DIGITAL CIRCUITS; MATHEMATICAL TECHNIQUES; NUMBER THEORY;

CONVERSION ALGORITHM; MIXED-RADIX CONVERSION (MRC); RESIDUE ARITHMETIC; RESIDUE NUMBER SYSTEM (RNS); RESIDUE-TO-BINARY CONVERTER;

VLSI CIRCUITS;

EID: 34249045512     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2007.890623     Document Type: Article

References (45)

1. N. S. Szabo and R. I. Tanaka, Residue Arithmetic and its Applications to Computer Technology. New York: McGraw Hill, 1967.
2. M. A. Soderstrand, W. K. Jenkins, G. A. Jullien, and F. J. Taylor, Residue Number System Arithmetic: Modern Applications in Digital Signal Processing. New York: IEEE Press, 1986.
3. F. J. Taylor, "An RNS discrete Fourier transform implementation," IEEE Trans. Acoust., Speech, Signal Process., vol. 38, no. 8, pp. 1386-1394, Aug. 1990.
4. J. D. Mellott, M. Lewis, F. Taylor, and P. Coffield, "ASAP-A 2-D DFT VLSI processor and architecture," in Proc. IEEE Int. Symp. Circuits Syst., 1996, vol. 2, pp. 261-264.
5. K. P. Lim and A. B. Premkumar, "A modular approach to the computation of convolution sum using distributed arithmetic principles," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 46, no. 1, pp. 92-96, Jan. 1999.
6. B. Rejeb, H. Henkelmann, and W. Anheier, "Real-time implementation of fractal image encoder using residue number system," in Proc. 10th Medit. Electrotech. Conf., May 2000, vol. 2, pp. 612-615.
7. H. Krishna and J. Sun, "On theory and fast algorithms for error correction in residue number system product codes," IEEE Trans. Comput., vol. 42, no. 7, pp. 840-853, Jul. 1993.
8. T. Keller, T. H. Liew, and L. Hanzo, "Adaptive redundant residue number system coded multicarrier modulation," IEEE J. Sel. Areas Commun. vol. 18, no. 11, pp. 2292-2301, Nov. 2000.
9. G. Alia and E. Martinelli, "A VLSI algorithm for direct and reverse conversion from weighted binary number system to residue number system," Inf. Process. Lett., vol. 18, pp. 141-145, 1984.
10. C. H. Huang, "A fully parallel mixed-radix conversion algorithm for residue number applications," IEEE Trans. Comput., vol. C-32, no. 4, pp. 398-402, Apr. 1983.
11. R. M. Capocelli and R. Giancarlo, "Efficient VLSI networks for converting an integer from binary system to residue number system and vice versa," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 35, no. 11, pp. 1425-1430, Nov. 1988.
12. K. M. Elleithy and M. A. Bayoumi, "Fast and flexible architectures for RNS arithmetic decoding," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 39, no. 4, pp. 226-235, Apr. 1992.
13. T. Srikanthan, M. Bhardwaj, and C. T. Clarke, "Area-time-efficient VLSI residue-to-binary converters," Proc. IEE Comput. Digit. Tech., vol. 145, no. 3, pp. 229-235, May 1998.
14. S. Andraos and H. Ahmad, "A new efficient memoryless residue to binary converter," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 35, no. 11, pp. 1441-1444, Nov. 1988.
15. Y. Wang, "Residue-to-binary converters based on new chinese remainder theorems," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 47, no. 3, pp. 192-206, Mar. 2000.
16. S. J. Piestrak, "A high speed realization of residue to binary number conversion," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 42, no. 10, pp. 661-663, Oct. 1995.
17. k-1 - 1)," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 45, no. 2, pp. 204-209, Feb. 1998.
18. G. C. Cardarilli, M. Re, and R. Lojacono, "RNS-to-binary conversion for efficient VLSI implementation," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 45, no. 6, pp. 667-669, Jun. 1998.
19. A. B. Premkumar, M. Bhardwaj, and T. Srikanthan, "High-speed and low-cost reverse converters for the {2n- 1,2n + 1} moduli set," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process. vol. 45, no. 7, pp. 903-908, Jul. 1998.
20. A. Skavantzos and M. Abdallah, "Implementation issues of the two-level residue number system with pairs of conjugate moduli," IEEE Trans. Signal Process., vol. 47, no. 3, pp. 826-838, Mar. 1999.
21. n+1} moduli set," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 45, no. 9, pp. 998-1002, Sep. 1998.
22. Z. Wang, G. A. Jullien, and W. C. Miller, "An improved residue-to-binary converter," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 47, no. 9, pp. 1437-1440, Sep. 2000.
23. n + 1)," IEEE Trans. Signal Process., vol. 50, no. 7, pp. 1772-1779, Jul. 2002.
24. 1 + 1)," in in Proc. 14th IEEE Symp. Computer Arithmetic, Adelaide, Australia, Apr. 1999, pp. 168-175.
25. A. P. Vinod and A. B. Premkumar, "A memoryless reverse converter for the 4-moduli superset," J. Circuits, Syst. and Comput., vol. 10, no. 1&2, pp. 85-100, Apr. 2000.
26. n-1 + 1)," Proc. IEE Comput. Digit. Tech., vol. 152, no. 5, pp. 687-696, Sep. 2005.
27. B. Cao, T. Srikanthan, and C. H. Chang, "Design of residue-to-binary converter for a new 5-moduli superset residue number system," in Proc. IEEE Int. Symp. Circuits Syst., Vancouver, Canada, May 2004, vol. 2, pp. 841-844.
28. A. Skavantzos, "An efficient residue to weighted converter for a new residue number system," in Proc. 8th Great Lakes Symp. VLSI, New Orleans, LA, Feb. 1998, no. 9, pp. 185-191.
29. J. Mathew, D. Radhakrishnan, and T. Srikanthan, "Fast residue-to-binary converter architectures," in Proc. 4nd Midwest Symp. Circuits Syst. Aug. 1999, vol. 2, pp. 1090-1093.
30. 2n + 1) based on the newchinese remainder theorem," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 50, no. 10, pp. 1296-1303, Oct. 2003.
31. A. Skavantzos and T. Stouraitis, "Grouped-moduli residue number systems for fast signal processing," in Proc. Int. Symp. Circuits Syst., Jun. 1999, vol. 3, pp. 478-483.
32. A. Hiasat, "Efficient residue to binary converter," Proc. IEE Comput. Digit. Tech., vol. 150, no. 1, pp. 11-16, Jan. 2003.
33. n + 1," IEEE J. Solid-State Circuits, vol. 26, no. 7, Jul. 1991.
34. n - 1," IEEE Trans. Comput., vol. 41, no. 8, pp. 957-961, Aug. 1992.
35. n - 1 adder design," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 41, no. 7, pp. 463-467, Jul. 1994.
36. n + 1) multiplication," IEEE Trans. Comput., vol. 47, no. 3, pp. 333-337, Mar. 1998.
37. A. A. Hiasat, "High-speed and reduced-area modular adder structures for RNS," IEEE Trans. Comput., vol. 51, no. 1, pp. 84-89, Jan. 2002.
38. n + 1 adder design," IEEE Trans. Comput., vol. 51, no. 12, pp. 1389-1399, Dec. 2002.
39. T. Stouraitis, S. W. Kim, and A. Skavantzos, "Full adder-based arithmetic units for finite integer rings," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 40, no. 11, pp. 740-745, Nov. 1993.
40. n + 1 adder," IEEE Trans. Comput., vol. 53, no. 9, pp. 1211-1216, Sep. 2004.
41. A. A. Hiasat, "High-speed and reduced-area modular adder structures for RNS," IEEE Trans. Comput., vol. 51, no. 1, pp. 84-89, Jan. 2002.
42. R. Conway and J. Nelson, "Improved RNS FIR filter architectures," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 51, no. 1, pp. 26-28, Jan. 2004.
43. L. Imbert, V. S. Dimitrov, and G. A. Jullien, "Fault-tolerant computations over replicated finite rings," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 50, no. 7, pp. 858-864, Jul. 2003.
44. A. Garg, I. Steiner, G. A. Jullien, J. W. Haslett, and G. H. McGibney, "A high speed complex adaptive filter for an asymmetric wireless LAN using a new quantized polynomial representation," in Proc. IEEE Int. Symp. Circuits Syst., Bangkok, Thailand, May 2003, vol. II, pp. 157-160.
45. S. J. Piestrak, "Design of residue generators and multioperand modular adders using carry-save adders," IEEE Trans. Comput., vol. 43, pp. 68-77, Jan. 1994.