Implementation issues of the two-level residue number system with pairs of conjugate moduli

IEEE Transactions on Signal Processing

Volumn 47, Issue 3, 1999, Pages 826-838

  Skavantzos, Alexander ^a   Abdallah, Mohammad ^a  

^a LOUISIANA STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL COMPLEXITY; COMPUTER ARCHITECTURE; DIGITAL ARITHMETIC; NUMBER THEORY;

RESIDUE NUMBER SYSTEMS (RNS);

PARALLEL PROCESSING SYSTEMS;

EID: 0033101822     PISSN: 1053587X     EISSN: None     Source Type: Journal    
DOI: 10.1109/78.747787     Document Type: Article

References (24)

1. M. A. Soderstrand, W. K. Jenkins, G. A. Jullien, and F. J. Taylor, Eds., Residue Number System Arithmetic: Modern Applications in Digital Signal Processing. New York: IEEE, 1986.
2. W. K. Jenkins and B. J. Leon, "The use of residue number systems in the design of finite impulse response digital filters," IEEE Trans., Circuits Syst., vol. CAS-24, pp. 191-201, Apr. 1977.
3. M. A. Soderstrand, "A high-speed low-cost recursive digital filter using residue number arithmetic," Proc. IEEE, vol. 65, pp. 1065-1067, July 1977.
4. W. K. Jenkins, "Recent advances in residue number techniques for recursive digital filtering," IEEE Trans. Acoust., Speech, Signal Processing vol. ASSP-27, pp. 19-30, Feb. 1979.
5. H. K. Nagpal, G. A. Jullien, and W. C. Miller, "Processor architectures for two-dimensional convolvers using a single multiplexed computational element with finite field arithmetic," IEEE Trans. Comput., vol. C-32, pp. 989-1000, Nov. 1983.
6. F. J. Taylor, G. Papadourakis, A. Skavantzos, and A. Stouraitis, "A radix-4 FFT using complex RNS arithmetic," IEEE Trans. Comput., vol. C-34, pp. 573-576, June 1985.
7. A. Skavantzos, "Using quadratic residue arithmetic for computing skew cyclic convolutions," Electron. Lett., vol. 27, no. 23, pp. 2140-2141, Nov. 1991.
8. A. Skavantzos and N. Mitash, "Implementation issues of 2-dimensional polynomial multipliers for signal processing using residue arithmetic," Proc. Inst. Elect. Eng. E, vol. 140, no. 1, pp. 45-53, Jan. 1993.
9. A. Skavantzos and T. Stouraitis, "Polynomial residue complex signal processing," IEEE Trans. Circuits Syst. II, vol. 40, pp. 342-344, May 1993.
10. J. C. Smith and F. J. Taylor, "A fault-tolerant GEQRNS processing element for linear systolic array DSP applications," IEEE Trans. Comput., vol. 44, pp. 1121-1130, Sept. 1995.
11. M. H. Etzel and W. K. Jenkins, "Redundant residue number systems for error detection and correction in digital filters," IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-28, pp. 538-544, Oct. 1980.
12. W. K. Jenkins, "The design of error checkers for self-checking residue number arithmetic," IEEE Trans. Comput., vol. C-32, pp. 388-396, Apr. 1983.
13. R. S. Katti, "A new residue arithmetic error correction scheme," IEEE Trans. Comput., vol. 45, pp. 13-19, Jan. 1996.
14. W. A. Chren, "RNS-based enhancements for direct digital frequency synthesis," IEEE Trans. Circuits Syst. II, vol. 42, pp. 516-524, Aug. 1995.
15. F. J. Taylor and A. S. Ramnarayanan, "An efficient residue-to-decimal converter," IEEE Trans. Circuits Syst., vol. CAS-28, pp. 1164-1169, Dec. 1981.
16. S. Andraos and H. Ahmad, "A new efficient memoryless residue to binary converter," IEEE Trans. Circuits Syst., vol. 35, pp. 1441-1444, Nov. 1988.
17. M. Abdallah and A. Skavantzos, "New multi-moduli residue and quadratic residue systems for large dynamic ranges," in Proc. 29th Asilomar Conf. Signals, Syst. Comput., Pacific Grove, CA, Oct. 1995, pp. 961-965.
18. M. Abdallah, "Systematic multi-moduli selections for high-speed, large dynamic range residue number systems," M.S. thesis, Louisiana State Univ, Baton Rouge, Dec. 1995.
19. M. Abdallah and A. Skavantzos, "On the binary quadratic residue system with non coprime moduli," IEEE Trans. Signal Processing, vol. 45, pp. 2085-2091, Aug. 1997.
20. K. H. Rosen, Elementary Number Theory and its Applications. Reading, MA: Addison-Wesley, 1985.
21. K. Hwang, Computer Arithmetic: Principles, Architecture, and Design. New York: Wiley, 1979.
22. n - 1 adder design," IEEE Trans. Circuits Syst. II, vol. 41, pp. 463-467, July 1994.
23. L. M. Leibowitz, "A simplified binary arithmetic for the Fermat number transform," IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-24, pp. 356-359, Oct. 1976.
24. n + 1)," in Proc. 29th Asilomar Conf. Signals, Syst., Comput., Pacific Grove, CA, Oct. 1995, pp. 956-960.