Residue-to-binary arithmetic converter for the moduli set (2k, 2k - 1, 2k-1 - 1)

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 45, Issue 1, 1998, Pages 204-209

  Hiasat, Ahmad A ^a   Abdel Aty Zohdy, Hoda S ^a  

^a OAKLAND UNIVERSITY   (United States)

Author keywords

Binary numbers; Hardware implementation; Residue number system; Residue to binary conversion

Indexed keywords

ADDERS; ALGORITHMS; BINARY SEQUENCES; COMPUTATIONAL COMPLEXITY; NUMBER THEORY; PIPELINE PROCESSING SYSTEMS; SET THEORY;

RESIDUE NUMBER SYSTEMS; RESIDUE TO BINARY CONVERSION;

DIGITAL ARITHMETIC;

EID: 0032000038     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.661651     Document Type: Article

References (23)

1. N. Szabo and R. Tanaka, Residue Arithmetic and Its Applications to Computer Technology. New York: McGraw-Hill, 1967.
2. M. Soderstrand, M. A. W. Jenkins, G. Jullien, and F. Taylor, Eds., Residue Number System Arithmetic: Modern Applications in Digital Signal Processing. Piscataway, NJ: IEEE Press, 1986.
3. M. Soderstrand, C. Vernia, and J. Chang An improved residue system digital-to-analog converter," IEEE Trans Circuits Syst., vol. CAS-30, pp. 903-907, Dec. 1983.
4. G. Alia and E. Martinelli A VLSI algorithm for direct and reverse conversion from weighted binary number system to residue number system," IEEE Trans. Circuits Syst., vol. CAS-31, pp. 1033-1039, Dec. 1984.
5. T. Van Vu Efficient implementations of Chinese remainder theorem for sign detection and residue decoding," IEEE Trans. Comput., vol. C-34, pp. 646-651, July 1985.
6. A. Shenoy and R. Kumaresan Residue to binary conversion for RNS arithmetic using only modular look-up tables," IEEE Trans. Circuits Syst., vol. 35, pp. 1158-1162, Sept. 1988.
7. R. Capocelli and R. Giancarlo Efficient VLSI networks for converting an integer from binary system and vice versa," IEEE Trans. Circuits Syst., vol. 35, pp. 1425-1430, Nov. 1988.
8. G. Alia and E. Martinelli VLSI binary-residue converters for pipeline processing," Computer J., vol. 33, no. 5, pp. 473175, 1990.
9. K. Elleithy and M. Bayoumi Fast and flexible architectures for RNS arithmetic decoding," IEEE Trans. Circuits Syst. II, vol. 39, pp. 226-235, Apr. 1992
10. F. Taylor and A. Ramnarayanan An efficient residue-to-decimal converter," IEEE Trans. Circuits Syst., vol. CAS-28, pp. 1164-1169, Dec. 1981.
11. B. Bernardson Fast memoryless, over 64 bits, residue to decimal converter," IEEE Trans. Circuits Syst., vol. CAS-32, pp. 298-300, Mar. 1985.
12. K. Ibrahim and S. Saloum An efficient residue to binary converter design," IEEE Trans. Circuits Syst., vol. 35, pp. 1156-1158, Sept. 1988.
13. A. Sweidan and A. Hiasat New efficient memoryless residue to binary converter," IEEE Trans. Circuits Syst., vol. 35, pp. 1441-1444, Nov. 1988.
14. B. Vinnakota and V. B. Rao Fast conversion techniques for binary-residue number system," IEEE Trans. Circuits Syst., vol. 41, pp. 927-929, Dec. 1994.
15. A. B. Premkumar An RNS to binary converter in three moduli set with common factors," IEEE Trans. Circuits Syst. II, vol. 42, pp. 298-301, Apr. 1995.
16. W. K. Jenkins Recent advances in residue number techniques for recursive digital filters," IEEE Trans. Acoust. Speech, Signal Processing, vol. ASSP-27, pp. 19-30, Jan. 1979.
17. F. Taylor Large moduli multipliers for signal processing," IEEE Trans Comput., vol. C-28, pp. 731-736, July 1981.
18. M. A. Bayoumi, G. A. Jullien, and W. C. Miller A VLSI implementation of residue adders," IEEE Trans Circuits Syst., vol. CAS-34, pp. 284-288, Mar. 1987.
19. S. Piestrak Design of residue generators and multioperand modular adders using carry-save adders," IEEE Trans. Comput., vol. 43, pp. 68-77, Jan. 1994.
20. C. Efstathiou, D. Nikolos, and J. Kalamatianos Area-time efficient modulo 2fe -1 adder design," IEEE Trans. Circuits Syst. II, vol. 41, pp. 46366, July 1994.
21. A. Hiasat and H. Abdel-Aty-Zohdy Design and implementation of a fast and compact residue-based semi-custom VLSI arithmetic chip," in Proc. IEEE MidWest Symp. Circuits Syst., vol. 1, Lafayette, LA, Aug. 1994, pp. 42831.
22. High-speed division algorithm for residue number system," in Proc. IEEE Int. Symp. Circuits Syst., vol. 3, Seattle, WA, May 1995, pp. 1996-1999.
23. K. Hwang, Computer Arithmetic: Principles, Architecture, and Design. New York: Wiley, 1979.