RNS application for digital image processing

Proceedings - 4th IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2004

Volumn , Issue , 2004, Pages 77-80

  Wang, Wei ^a   Swamy, M N S ^b   Ahmad, M O ^b  

^a UNIVERSITY OF WESTERN ONTARIO   (Canada)

^b Civil and Environmental Engineering   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

ENCODERS; GEO-PHYSICAL IMAGING; GRAPHIC ARTS (GA); RESIDUE NUMBER SYSTEM (RNS);

AUTOMATION; CRYPTOGRAPHY; EDGE DETECTION; IMAGE CODING; IMAGE SEGMENTATION; MULTIMEDIA SYSTEMS; SECURITY OF DATA; VLSI CIRCUITS;

IMAGE PROCESSING;

EID: 10444245916     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1117/12.521287     Document Type: Conference Paper

References (10)

1. K. Konstantinides and V. Bhaskaran, "Monolithic architectures for image processing and compression," IEEE Computer Graphics & Applications, pp. 75-86, Nov. 1992.
2. P. Pirsch and H-J. Stolberg, "VLSI implementations of image and video multimedia processing systems," IEEE Trans. on Circuits and Systems for Video Technology, vol. 8, no. 7, pp. 878-891, Nov, 1998.
3. th National Radio Science Conference, Egypt, pp. 339-405, March 27-29, 2001.
4. M. A. Soderstrand, W. K. Jenkins, G. A. Jullien, and F. J. Taylor, Residue Number System Arithmetic: Modern Applications in Digital Signal Processing. New York: IEEE Press, 1986.
5. B. Parhami, Computer Arithmetic: Algorithms and Hardware Designs, Oxford: Oxford University Press, 2000.
6. W. L. Freking and K. K. Parhi, "Low-power FIR digital filters using residue arithmetic", in Proceedings IEEE International Symposium on Circuits and Systems, pp. 739-743, 1998.
7. M. Bhardwaj and A. Blaram, "Low-power signal processing architectures using residue arithmetic," in Proceedings IEEE International Symposium on Circuits and Systems, pp. 3017-3120, 1998.
8. Wei Wang, M.N.S. Swamy, M. O. Ahmad and Yuke Wang, "A study of residue-to-binary converters for three-moduli sets," to appear in IEEE Trans. on Circuits and Systems I.
9. Wei Wang, M.N.S. Swamy, M.O. Ahmad, and Yuke Wang, "A high-speed residue-to-binary converter for three-moduli RNS and a scheme of its VLSI implementation," IEEE Trans. on Circuits and Systems II, vol. 47, pp. 1576-1581, Dec. 2000.
10. A.A. Hiasat, "High-speed and reduced-area modular adder structures for RNS," IEEE Trans. on Computers, vol. 51, pp. 84-89, Jan. 2002.