A memoryless reverse converter for the 4-moduli superset {2n - 1, 2n, 2n + 1, 2n+1 - 1}

Journal of Circuits, Systems and Computers

Volumn 10, Issue 1-2, 2000, Pages 85-99

  Vinod, A P ^a   Benjamin Premkumar, A ^a  

^a NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 0038070753     PISSN: 02181266     EISSN: None     Source Type: Journal    
DOI: 10.1016/s0218-1266(00)00004-4     Document Type: Article

References (11)

1. N. Szabo and R. I. Tanaka, Residue Arithmetic and its Applications to Computer Technology, McGraw Hill, New York, 1967.
2. M. A. Soderstrand, W. K. Jenkins, G. A. Jullien, and F. J. Taylor, Residue Number System Arithmetic: Modern Applications in Digital Signal Processing, IEEE Press, New York, 1986.
3. F. Taylor and A. Ramnarayan, "An efficient residue-to-decimal converter", IEEE Trans. Circuits Syst. CAS28 (1981) 1164-1169.
4. B. Vinnakota and V. B. Rao, "Fast conversion techniques for binary-residue number system", IEEE Trans. Circuits Syst. 41 (1994) 927-929.
5. A. Benjamin Premkumar, "An RNS to Binary converter in {2n + 1, 2n, 2n - 1} moduli set", IEEE Trans. Circuits Syst.-II: Analog and Digital Signal Processing 39 (1992).
6. k-1 - 1}, IEEE Trans. Circuits Syst.-II: Analog and Digital Signal Processing 45 (1998).
7. n+1 + 1}", Proc. 14th IEEE Symposium on Computer Arithmetic, pp. 168-175.
8. n+1 - 1}", IEEE-EURASIP Workshop on Nonlinear Signal and Image Processing (NSIP '99), Antalya, Turkey, June 1999, pp. 190-193.
9. F. Taylor, "Large moduli multipliers for signal processing", IEEE Trans. Comput. C28 (1981) 731-736.
10. M. Bhardwaj and A. Balaram, "Low power signal processing architectures using residue arithmetic", Proc. Int. Conf. Acoustics, Speech and Signal Processing, ICASSP '98, 1998, pp. 3017-3020.
11. n + 1} moduli set", IEEE Trans. Circuits Syst.-I 45 (1998).