Evaluation of fast conversion techniques for binary-residue number systems

IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications

Volumn 45, Issue 10, 1998, Pages 1107-1109

  Ananda Mohan, P V ^a  

^a ITI Ltd   (India)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; BINARY CODES; NUMBER THEORY;

MIXED RADIX CONVERSION;

CODE CONVERTERS;

EID: 0032180134     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/81.728866     Document Type: Article

References (14)

1. B. Vinnakota and V. V. Bapeswara RaoFast conversion techniques for binary-residue number systems," IEEE Trans. Circuits. Syst. I, vol. CAS-41, pp. 927-929, 1994.
2. G. Bi and E. V. JonesFast conversion between binary and residue numbers," Electron. Lett., vol. 24, pp. 1195-1197, 1988.
3. P. V. Ananda Mohan and D. V. PoornaiahNovel RNS to binary converters," in Proc. IEEE ISCAS'91, Singapore, June 1991, pp. 1541-1544.
4. P. V. Ananda MohanNovel design for binary to RNS converters," in Proc. IEEE ISCAS'94, London, pp. 357-360.
5. S. J. PiestrakDesign of residue generators and multioperand modulo adders using carry-save adders," in Proc. 10th Symp. Computer Arithmetic, France, 1991, pp. 100-107.
6. H. M. Razavi and J. BatteliniDesign of a residue arithmetic multiplier," Proc. Inst. Elect. Eng., G, vol. 139, pp. 581-585, 1992.
7. A. Wrzyszcz, D. Caban, and E. A. DaglessDesign of a discrete cosine transform circuit using the residue number system," in Proc. European Conf. Design Automation European Event ASIC Design (EDACEUROASIC), Paris, France, Feb. 22-25, 1993.
8. N. S. Szabo and R. I. Tanaka, Residue Arithmetic and Its Application to Computer Technology. New York: McGraw-Hill, 1967.
9. S. Andraros and H. AhmadA new efficient memoryless residue to binary converter," IEEE Trans. Circuits Syst., vol. CAS-35, pp. 1441-1444, Nov. 1988.
10. S. J. PiestrakA high speed realization of a residue to binary number system converter," IEEE Trans. Circuits Syst., vol. 42, pp. 661-663, 1995.
11. M. A. Bayoumi, G. A. Jullien, and W. C. MillerA VLSI implementation of residue adders," IEEE Trans. Circuits Syst., vol. 34, pp. 284-288, 1987.
12. M. DugdaleVLSI implementation of residue adders based on binary adders," IEEE Trans. Circuits Syst., vol. 39, pp. 325-329, 1992.
13. K. M. Elleithy and M. A. BayoumiA Θ(1) algorithm for modulo addition," IEEE Trans. Circuits Syst., vol. 37, pp. 628-631, May 1990.
14. R. P. Brent and H. T. KungA regular layout for parallel adders," IEEE Trans. Computers, vol. C-31, pp. 260-264, 1982.