The digit parallel method for fast RNS to weighted number system conversion for specific moduli (2k - 1, 2k, 2k + 1)

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 44, Issue 1, 1997, Pages 53-57

  Gallaher, Dale ^a,b,c   Petry, Frederick E ^a,b,c   Srinivasan, Padmini ^a,b,c  

^a Shell Offshore Inc   (United States)

^b Tulane University   (United States)

^c NORTH CAROLINA STATE UNIVERSITY   (United States)

Author keywords

Digit parallel method, moduli, output conversion, residues

Indexed keywords

ALGORITHMS; COMPUTATIONAL METHODS; DIGITAL CIRCUITS;

DIGIT PARALLEL METHOD; RESIDUE NUMBER SYSTEMS (RNS); WEIGHTED NUMBER SYSTEM (WNS);

DIGITAL ARITHMETIC;

EID: 0030867153     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.559370     Document Type: Article

References (16)

1. G. Alia and Martinelli, "A VLSI a algorithm for direct and reverse conversion from weighted binary number system to residue number system" IEEE Trans. Circuits Systs., vol. CAS-31, pp. 1033-1039, Dec. 1984.
2. K. M. Ibrahim and S. Saloum, "An efficient residue to binary converter design," IEEE Trans. Circuits Syst., vol. 35, pp. 1156-1158, Sept. 1988.
3. A. Shenoy and R. Kumaresan, " Residue to binary conversion for RNS arithmetic using only modular look-up tables," IEEE Trans. Circuits Syst., vol. 35, pp. 1158-1162, Sept. 1988.
4. R. M. Capocelli and R. Giancarlo, "Efficient VLSI networks for converting an integer from binary system to residue number system and vice versa," IEEE Trans. Circuits Syst., vol. 35, pp. 1425-1431, Sept. 1988.
5. S. Andraos and H. Ahmed, "A new efficient memoryless residue to binary converter," IEEE Trans. Circuits Syst., vol. 35, pp. 1441-1444, Sept. 1988.
6. S. Meehan, S. O'Neil, and J. Vaccaro, "A universal input and output RNS converter," IEEE Trans. Circuits Syst., vol. 37, pp. 799-803, June 1990.
7. K. Elleithy and M. Bayoumi, "Fast and flexible architectures for RNS arithmetic decoding," IEEE Trans. Circuits Syst. II, vol. 39, pp. 226-234, Apr. 1992.
8. F. Taylor and A. Ramnarayanan, "An efficient residue-to-decimal converter," IEEE Trans. Circuits Syst., vol. 28, pp. 1164-1169, Dec. 1981.
9. F. Taylor, "Residue arithmetic: A tutorial with examples," IEEE Computer, pp. 50-62, May 1984.
10. A. Ramnarayanan, "Practical realization of mod p, p prime multiplier," Electron. Lett., vol. 16, pp. 466-467, June 1980.
11. A. B. Premkumar, "An RNS to binary converter in 2ra + 1, 2ra, 2ra -1 moduli set," IEEE Trans. Circuits Syst., vol. 39, pp. 480-482, July 1992.
12. F. Petry and P. Srinivasan, "Division techniques by integers of the form 2" ±1," Int. J. Electron., vol. 75, no. 5, pp. 659-670, 1993.
13. P. Srinivasan and F. Petry, "Constant division algorithms," in IEE Proc.-Comput. Digital Tech., 1994, vol. 141, no. 6, pp. 334-340.
14. G. Bohlender, "Decimal floating-point arithmetic in binary representation," in Computer Arithmetic, Scientific Computation and Mathematical, E. Kaucher et al. Eds. Frankfurt, Germany: J. C. Balzer AG, 1991. pp. 13-27.
15. P. Johnstone and F. Petry, "Design and analysis of nonbinary radix floating point representations," Comput. Elect. Eng., vol. 20, no. 1, pp. 39-50, 1994.
16. "Rational number approximation in higher radix floating point systems," Computers and Math. Applicat., vol. 25, no. 5, pp. 103-108, 1993.