Accelerated AES implementations via generalized instruction set extensions

Journal of Computer Security

Volumn 16, Issue 3, 2008, Pages 265-288

  Elbirt, A J ^a  

^a University of Massachusetts Lowell   (United States)

Author keywords

AES; Block cipher; Cryptography; Galois Field

Indexed keywords

DATA PRIVACY; HIGH SPEED CAMERAS; LYAPUNOV METHODS; PROGRAM COMPILERS; SECURITY OF DATA; STANDARDS;

ADVANCED ENCRYPTION STANDARD; BLOCK CIPHERS; CONSTANT MULTIPLICATION; EFFICIENT IMPLEMENTATION; GALOIS FIELDS; INSTRUCTION SET EXTENSION; MICROPROCESSOR ARCHITECTURES; SOFTWARE IMPLEMENTATION;

CRYPTOGRAPHY;

EID: 48249151851     PISSN: 0926227X     EISSN: None     Source Type: Journal    
DOI: 10.3233/JCS-2008-16302     Document Type: Conference Paper

References (96)

1. 80×86 Instruction Set (8088-Pentium), http://fux0r.phathookups.com/ programming-tutorials/Assembly/opcode.html.
2. AMD ×86 (8086 - K5) Identification, World Wide Web - http://www.cpu-world.com/info/id/AMD-×86-identification.html, 2003.
3. Altera Corporation, Altera IP MegaStore - Embedded Processors, World Wide Web - http://www.altera.com/products/ip/processors/ipm-index.jsp.
4. K. Aoki and H. Lipmaa, Fast implementations of AES candidates, in: The Third Advanced Encryption Standard Candidate Conference, National Institute of Standards and Technology, New York, USA, April 13-14, 2000, pp. 106-122.
5. P.S.L.M. Barreto, Optimized Rijndael C code v3.0, http://homes.esat. kuleuven.be/ rijmen/rijndael-fst-3.0.zip.
6. S. Bartolini, I. Branovic, R. Giorgi and E. Martinelli, A performance evaluation of ARM ISA extension for elliptic curve cryptography over binary finite fields, in: Proceedings of the Sixteenth Symposium on Computer Architecture and High Performance Computing - SBC-PAD 2004, Foz do Iguaçu, Brazil, October 27-29, 2004, pp. 238-245.
7. L. Bassham, III, Efficiency testing of ANSI C implementations of round 2 candidate algorithms for the advanced encryption standard, in: The Third Advanced Encryption Standard Candidate Conference, National Institute of Standards and Technology, New York, USA, April 13-14, 2000, pp. 136-148.
8. G. Bertoni, L. Breveglieri, P. Fragneto, M. Macchetti and S. Marchesin, Efficient software implementation of AES on 32-bit platforms, in: Workshop on Cryptographic Hardware and Embedded Systems - CHES 2002, Redwood Shores, CA, USA, August 13-15, 2002, B.S.Kalisky Jr., Ç.K. Koç and C. Paar, eds, LNCS, Vol. 2523, Springer-Verlag, London, 2002, pp. 159-171.
9. K. Bondalapati and V.K. Prasanna, Reconfigurable computing: Architectures, models and algorithms, Current Science 78(7) (2000), 828-837.
10. K.K. Bondalapati, Modeling and mapping for dynamically reconfigurable hybrid architectures, PhD thesis, University of Southern California, Los Angeles, CA, USA, August 2001.
11. J. Burke, J. McDonald and T.M. Austin, Architectural support for fast symmetric-key cryptography, in: Proceedings of the Ninth International Conference on Architectural Support for Programming Languages and Operating Systems - AS-PLOS 2000, Cambridge, MA, USA, November 12-15, 2000, pp. 178-189.
12. T.J. Callahan, J.R. Hauser and J. Wawrzynek, The Garp architecture and C compiler, Computer 33(4) (2000), 62-69.
13. J. Daemen, L. Knudsen and V. Rijmen, The block cipher SQUARE, in: Fourth International Workshop on Fast Software Encryption, Haifa, Israel, January 20-22, 1997, E. Biham, ed., LNCS, Vol. 1267, Springer-Verlag, 1997, pp. 149-165.
14. J. Daemen and V. Rijmen, AES Proposal: Rijndael, in: First Advanced Encryption Standard (AES) Conference, Ventura, CA, USA, 1998.
15. J. Daemen and V. Rijmen, AES Proposal: Rijndael, http://csrc.nist.gov/ CryptoToolkit/aes/rijndael/ Rijndael.pdf, 1999.
16. J. Daemen and V. Rijmen, The Design of Rijndael, Springer-Verlag, New York, 2002.
17. A. Daly, W. Marnane, T. Kerins and E. Popovici, An FPGA implementation of a GF(p) ALU for encryption processors, Microprocessors and Microsystems 28(5/6) (2004), 253-260.
18. R. Doud, Hardware crypto solutions boost VPN, Electronic Engineering Times (1056) (1999), 57-64.
19. J. Dray, NIST performance analysis of the final round Java™ AES candidates, in: The Third Advanced Encryption Standard Candidate Conference, National Institute of Standards and Technology, New York, USA, April 13-14, 2000, pp. 149-160.
20. A.J. Elbirt, Reconfigurable computing for symmetric-key algorithms, PhD thesis, Worcester Polytechnic Institute, Worcester, MA, USA, April 2002. Available at: http://faculty.uml.edu/aelbirt/thesis.pdf.
21. A.J. Elbirt, W. Yip, B. Chetwynd and C. Paar, An FPGA implementation and performance evaluation of the AES block cipher candidate algorithm finalists, in: The Third Advanced Encryption Standard Candidate Conference, National Institute of Standards and Technology, New York, USA, April 13-14, 2000, pp. 13-27.
22. A.J. Elbirt, W. Yip, B. Chetwynd and C. Paar, An FPGA-based performance evaluation of the AES block cipher candidate algorithm finalists, IEEE Transactions on Very Large Scale Integration (VLSI) Systems 9(4) (2001), 545-557.
23. P. Faraboschi, G.M. Brown, J.A. Fisher, G. Desoli and M.O. Homewood, Lx: A technology platform for customizable VLIW embedded processing, in: Proceedings of the 27th Annual International Symposium on Computer Architecture - ISCA 2000, Vancouver, BC, Canada, June 10-14, 2000, ACM Press, 2000, pp. 203-213.
24. J. Gaisler, The LEON-2 Processor User's Manual (Version 1.0.24), World Wide Web - http://www.gaisler.com/doc/leon2-1.0.24-xst.pdf, September 2004.
25. K. Gaj and P. Chodowiec, Comparison of the hardware performance of the AES candidates using reconfigurable hardware, in: The Third Advanced Encryption Standard Candidate Conference, National Institute of Standards and Technology, New York, USA, April 13-14, 2000, pp. 40-54.
26. P. Gil, How Big is the Internet?, World Wide Web - http:// netforbeginners.about.com/cs/technoglossary/f/FAQ3.htm, 2005.
27. R.E. Gonzalez, Xtensa: A configurable and extensible processor, IEEE Micro 20(2) (2000), 60-70.
28. M. Gschwind, Instruction set selection for ASIP design, in: Proceedings of the Seventh International Symposium on Hardware/Software Codesign - CODES'99, Rome, Italy, March 1999, A.A. Jerraya, L. Lavagno and F. Vahid, eds, ACM Press, 1999, pp. 7-11.
29. M.A. Hasan and M. Ebtedaei, Efficient architectures for computations over variable dimensional Galois Fields, IEEE Transactions on Circuits and Systems I 45(11) (1998), 1205-1211.
30. S. Hauck, T.W. Fry, M.M. Hosler and J.P. Kao, The Chimaera reconfigurable function unit, in: Fifth Annual IEEE Symposium on Field-Programmable Custom Computing Machines - FCCM'97, Napa Valley, CA, USA, April 16-18, 1997, pp. 87-96.
31. J. Hauser and J. Wawrzynek, Garp: A MIPS processor with a reconfigurable coprocessor, in: Fifth Annual IEEE Symposium on Field-Programmable Custom Computing Machines - FCCM'97, Napa Valley, CA, USA, April 16-18, 1997.
32. A. Hodjat and I. Verbauwhede, A 21.54 Gbit/s fully pipelined AES processor on FPGA, in: Proceedings of the Twelfth Annual IEEE Symposium on Field-Programmable Custom Computing Machines - FCCM 2004, Napa, CA, USA, April 20-23, 2004, IEEE, 2004, pp. 308-309.
33. A. Hodjat and I. Verbauwhede, Interfacing a high speed crypto accelerator to an embedded CPU, in: Proceedings of the 38th Asilomar Conference on Signals, Systems, and Computers, Vol. 1, Los Angeles, CA, USA, November 7-10, 2004, pp. 488-492.
34. A. Hodjat and I. Verbauwhede, Minimum area cost for a 30 to 70 Gbits/s AES processor, in: Proceedings of the IEEE Computer Society Annual Symposium on VLSI Emerging Trends in VLSI System Design - ISVLSI'04, Lafayette, LA, USA, February 19-20, 2004, IEEE, 2004, pp. 83-88.
35. K. Huber and S. Wolter, Telekom's MAGENTA algorithm for en-/decryption in the Gigabit/sec range, in: Proceedings IEEE International Conference on Acoustics, Speech, and Signal Processing, Vol. 6, New York, USA, 1996, pp. 3233-3235.
36. T. Ichikawa, T. Kasuya and M. Matsui, Hardware evaluation of the AES finalists, in: The Third Advanced Encryption Standard Candidate Conference, National Institute of Standards and Technology, New York, USA, April 13-14, 2000, pp. 279-285.
37. MT Inc., Pro Series™ Processor Cores, World Wide Web - http://www.mips.com/ProductCatalog/P_ProSeriesFamily/proseries.pdf, 2003.
38. A. International, Technical Summary of the ARCtangent™-A4 Processor Core, World Wide Web - http://www.arc.com/upload/download/ ARCIntl_0311_TechSummary_DS.pdf, 2001.
39. J. Großchädl, Instruction set extension for long integer modulo arithmetic on RISC-based smart cards, in: Proceedings of the 14th Symposium on Computer Architecture and High Performance Computing - SBAC-PAD'02, Vitoria, Espirito Santo, Brazil, October 28-30, 2002, pp. 13-19.
40. m), in: Workshop on Cryptographic Hardware and Embedded Systems - CHES 2004, Cambridge, MA, USA, August 11-13, 2004, M. Joye and J.-J. Quisquater, eds, LNCS, Vol. 3156, Springer-Verlag, 2004, pp. 133-147.
41. J. Großchädl and G.-A. Kamendje, Architectural enhancements for Montgomery multiplication on embedded RISC processors, in: Applied Cryptography and Network Security - ACNS 2003, J. Zhou, M. Yung and Y. Han, eds, LNCS, Vol. 2846, Springer-Verlag, 2003, pp. 418-434.
42. m), in: Proceedings of the Fourteenth IEEE International Conference on Application-Specific Systems, Architectures and Processors - ASAP 2003, The Hague, The Netherlands, June 24-26, 2003, pp. 455-468.
43. J. Großchädl and G.-A. Kamendje, Optimized RISC architecture for multiple-precision modular arithmetic, in: First International Conference on Security in Pervasive Computing, Boppard, Germany, March 12-14, 2003, LNCS, Vol. 2802, Springer-Verlag, 2003, pp. 253-270.
44. J. Irwin and D. Page, Using media processors for low-memory AES implementation, in: Proceedings of the Fourteenth IEEE International Conference on Application-Specific Systems, Architectures and Processors - ASAP 2003, The Hague, The Netherlands, June 24-26, 2003, pp. 144-154.
45. K. Järvinen, M. Tommiska and J. Skyttä, A fully pipelined memoryless 17.8 Gbps AES-128 en-cryptor, in: ACM/SIGDA International Symposium on Field Programmable Gate Arrays 2003 - FPGA'03, Monterey, CA, USA, February 23-25, 2003, ACM Press, 2003, pp. 207-215.
46. K. Küçükçakar, An ASIP design methodology for embedded systems, in: Proceedings of the Seventh International Symposium on Hardware/Software Codesign - CODES'99, Rome, Italy, March 1999, A.A. Jerraya, L. Lavagno and F. Vahid, eds, ACM Press, 1999, pp. 17-21.
47. B. Kastrup, A. Bink and J. Hoggerbrugge, ConCISe: A compiler-driven CPLD-based instruction set accelerator, in: Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines - FCCM'99, Napa Valley, CA, USA, April 21-23, 1999, pp. 92-101.
48. m), Microelectronics Journal 34(10) (2003), 975-980.
49. m) for elliptic curve cryptosystem, in: Proceedings of the Tenth IEEE International Conference on Electronics, Circuits and Systems - ICECS 2003, Vol. 2, Sharjah, United Arab Emirates, December 14-17, 2003, pp. 699-702.
50. H. Kuo, I. Verbauwhede and P. Schaumont, A 2.29 Gbits/sec, 56 mW non-pipelned Rijndael AES encryption IC in a 1.8 V, 0.18 μm CMOS technology, in: Proceedings of the IEEE 2002 Custom Integrated Circuits Conference, Orlando, FL, USA, May 12-15, 2002, pp. 147-150.
51. R.B. Lee, Accelerating multimedia with enhanced microprocessors, IEEE Micro 15(2) (1995), 22-32.
52. R.B. Lee, Z. Shi and X. Yang, Efficient permutation instructions for fast software cryptography, IEEE Micro 21(6) (2001), 56-69.
53. H. Li and Z. Friggstad, An efficient architecture for the AES mix columns operation, in: Proceedings of the 2005 IEEE International Symposium on Circuits and Systems - ISCAS 2005, Kobe, Japan, May 23-26, 2005, IEEE, 2005, pp. 4637-4640.
54. m), in: Proceedings of the Fourth Mexican International Conference on Computer Science, Tlaxcala, Mexico, September 8-12, 2003,
55. E. Chávez, J. Favela, M. Mejía and A. Oliart, eds, 2003, pp. 131-134.
56. M. Matsiu, New block encryption algorithm MISTY, in: Fourth International Workshop on Fast Software Encryption, Berlin, Germany, LNCS, Vol. 1267, Springer-Verlag, 1997.
57. M. McLoone and J.V. McCanny, Rijndael FPGA implementations utilising look-up tables, Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology 34(3) (2003), 261-275.
58. A.J. Menezes, P.C. van Oorschot and S.A. Vanstone, Handbook of Applied Cryptography, CRC Press, Boca Raton, FL, 1997.
59. K. Nadehara, M. Ikekawa and I. Kuroda, Extended Instructions for the AES cryptography and their efficient implementation, in: Proceedings of the Eighteenth IEEE Workshop on Signal Processing Systems - SIPS 2004, Austin, TX, USA, October 13-15, 2004, pp. 152-157.
60. J. Nakajima and M. Matsui, Fast software implementations of MISTY1 on alpha processors, IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences E82-A(1) (1999), 107-116.
61. D. Oliva, R. Buchty and N. Heintze, AES and the cryptonite crypto processor, in: Proceedings of the 2003 International Conference on Compilers, Architecture and Synthesis for Embedded Systems - CASES 2003, San Jose, CA, USA, October 30-November 1, 2003,
62. J.H. Moreno, P.K. Murthy, T.M. Conte and P. Faraboschi, eds, ACM Press, 2003, pp. 198-209.
63. B. Penner, What is Gate Count? What Are Gate Count Metrics for Virtex/Spartan-II/4K Devices?, Electronic Mail Personal Correspondence, Xilinx Inc., January 2003.
64. T. Pionteck, T. Staake, T. Stiefmeier, L.D. Kabulepa and M. Geisner, Design of a reconfigurable AES encryption/decryption engine for mobile terminals, in: Proceedings of the 2004 International Symposium on Circuits and Systems - ISCAS 2004, Vol. 2, Vancouver, Canada, May 23-26, 2004, pp. 545-548.
65. E.M. Popovici and P. Fitzpatrick, Algorithm and architecture for a Galois Field multiplicative arithmetic processor, IEEE Transactions on Information Theory 49(12) (2003), 3303-3307.
66. S. Ravi, A. Raghunathan, N. Potlapally and M. Sankaradass, System design methodologies for a wireless security processing platform, in: Proceedings of the 2002 Design Automation Conference - DAC 2002, New Orleans, LA, USA, June 10-14, 2002, pp. 777-782.
67. V. Rijmen, Rijndael Reference Code in ANSI C v2.2, http://homes.esat. kuleuven.be/rijmen/rijndaelref.zip.
68. V. Rijmen, J. Daemen, B. Preneel, A. Bosselaers and E.D. Win, The cipher SHARK, in: Third International Workshop on Fast Software Encryption, Cambridge, UK, February 21-23, 1996, D. Gollmann, ed., LNCS, Vol. 1039, Springer-Verlag, 1996, pp. 99-111.
69. m), in: Proceedings of the Ninth Asia-Pacific Conference on Advances in Computer Systems Architecture - ACSAC 2004, Beijing, China, September 7-9, 2004, LNCS, Vol. 3189, Springer-Verlag, 2004, pp. 282-295.
70. S. Tillich and J. Großchädl, Accelerating AES using instruction set extensions for elliptic curve cryptography, in: International Conference on Computational Science and Its Applications - ICCSA 2005, Singapore, May 9-12, 2005,
71. O. Gervasi, M.L. Gavrilova, V. Kumar, A. Laganà, H.P. Lee, Y. Mun, D. Taniar and C.J.K. Tan, eds, LNCS, Vol. 3481, Springer-Verlag, 2005, pp. 665-675.
72. S. Tillich and J. Großchädl, Instruction set extensions for efficient AES implementation on 32-bit processors, in: Workshop on Cryptographic Hardware and Embedded Systems - CHES 2006, Yokohama, Japan, October 10-13, 2006,
73. L. Goubin and M. Matsui, eds, LNCS, Vol. 4249, Springer-Verlag, 2006, pp. 270-284.
74. S. Tillich, J. Großchädl and A. Szekely, An instruction set extension for fast and memory-efficient AES implementation, in: Proceedings of the Ninth International Conference on Communications and Multimedia Security - CMS 2005, Salzburg, Austria, September 19-21, 2005,
75. J. Dittmann, S. Katzenbeisser and A. Uhl, eds, LNCS, Vol. 3677, Springer-Verlag, 2005, pp. 11-21.
76. N.A. Saqib, F. Rodriguez-Henriquez and A. Diaz-Pérez, AES algorithm implementation - An efficient approach for sequential and pipeline architectures, in: Proceedings of the Fourth Mexican International Conference on Computer Science - ECC'03, Apizaco, Mexico, September 8-12, 2003, IEEE, 2003, pp. 126-130.
77. P. Schaumont, K. Sakiyama, A. Hodjat and I. Verbauwhede, Embedded software integration for coarse-grain reconfigurable systems, in: Proceedings of the Eighteenth International Parallel and Distributed Processing Symposium - IPDPS 2004, Santa Fe, NM, USA, April 26-30, 2004, pp. 137-142.
78. B. Schneier, Applied Cryptography, 2nd edn, John Wiley & Sons, New York, 1996.
79. B. Schneier, J. Kelsey, D. Whiting, D. Wagner and C. Hall, Twofish: A 128-bit block cipher, in: First Advanced Encryption Standard (AES) Conference, Ventura, CA, USA, 1998.
80. H. Singh, M. Lee, G. Lu, F.J. Kurdahi, N. Bagherzadeh and E.M.C. Filho, MorphoSys: An integrated reconfigurable system for data-parallel and computation-intensive applications, IEEE Transactions on Computers 49(5) (2000), 465-481.
81. W. Stallings, Network and Internetwork Security - Principles and Practice, Prentice Hall, Engle-wood Cliffs, NJ, 1995.
82. F.X. Standaert, G. Rouvroy, J.J. Quisquater and J.D. Legat, Efficient implementation of Rijndael encryption in reconfigurable hardware: Improvements and design tradeoffs, in: Workshop on Cryptographic Hardware and Embedded Systems - CHES 2003, Cologne, Germany, September 7-10, 2003, LNCS, Vol. 2778, Springer-Verlag, 2003, pp. 334-350.
83. A. Sterbenz and P. Lipp, Performance of the AES candidate algorithms in Java™, in: The Third Advanced Encryption Standard Candidate Conference, National Institute of Standards and Technology, New York, April 13-14, 2000, pp. 161-168.
84. K. Stevens and O.A. Mohamed, Single-chip FPGA implementation of a pipelined, memory-based AES Rijndael encryption design, in: Proceedings of the Eighteenth Annual Canadian Conference on Electrical and Computer Engineering - CCECE'05, Saskatoon, Saskatchewan, Canada, May 1-4, 2005, IEEE, 2005, pp. 1296-1299.
85. A. Tyagi, A reduced-area scheme for carry-select adders, IEEE Transactions on Computers 42(10) (1993), 1163-1170.
86. A. Wang, E. Killian, D.E. Maydan and C. Rowen, Hardware/software instruction set configurability for system-on-chip processors, in: Proceedings of the 38th Design Automation Conference - DAC 2001, Las Vegas, NV, USA, June 18-22, 2001, ACM Press, 2001, pp. 184-188.
87. N. Weaver and J. Wawrzynek, A comparison of the AES candidates amenability to FPGA implementation, in: The Third Advanced Encryption Standard Candidate Conference, National Institute of Standards and Technology, New York, April 13-14, 2000, pp. 28-39.
88. B. Weeks, M. Bean, T. Rozylowicz and C. Ficke, Hardware performance simulations of round 2 advanced encryption standard algorithms, in: The Third Advanced Encryption Standard Candidate Conference, National Institute of Standards and Technology, New York, April 13-14, 2000, pp. 286-304.
89. M.J. Wirthlin and B.L. Hutchings, A dynamic instruction set computer, in: Third Annual IEEE Symposium on Field-Programmable Custom Computing Machines - FCCM'95, Napa Valley, CA, USA, April 19-21, 1995, pp. 99-107.
90. M.J. Wirthlin and B.L. Hutchings, DISC: The dynamic instruction set computer, in: Proceedings of Field Programmable Gate Arrays (FPGAs) for Fast Board Development and Reconfigurable Computing, Vol. 2607, Philadelphia, PA, October 25-26, 1995, J. Schewel, ed., SPIE - The International Society for Optical Engineering, 1995, pp. 92-103.
91. T. Wollinger, M. Wang, J. Guajardo and C. Paar, How well are high-end DSPs suited for the AES algorithms?, in: The Third Advanced Encryption Standard Candidate Conference, National Institute of Standards and Technology, New York, April 13-14, 2000, pp. 94-105.
92. L. Wu, C. Weaver and T. Austin, CryptoManiac: A fast flexible architecture for secure communication, in: Proceedings of the 28th Annual International Symposium on Computer Architecture - ISCA-2001, Goteborg, Sweden, June 30-July 4, 2001, B. Werner, ed., 2001, pp. 110-119.
93. Xilinx Inc., Xilinx Embedded Processing Technology Solutions. World Wide Web - http://www.xilinx.com/products/design_resources/proc_central/.
94. Xilinx Inc., Virtex™-II Complete Data Sheet, Xilinx Inc., San Jose, CA, USA, 2005. Available at:http://direct.xilinx.com/bvdocs/publications/ds031. pdf.
95. S.-M. Yoo, D. Kotturi, D.W. Pan and J. Blizzard, An AES crypto chip using a high-speed parallel pipelined architecture, Microprocessors and Microsystems 29(7) (2005), 317-326.
96. X. Zhang and K.K. Parhi, Implementation approaches for the advanced encryption standard algorithm, IEEE Circuits and Systems Magazine 2(4) (2002), 25-46.