Reconfigurable computing: Architectures, models and algorithms

Current Science

Volumn 78, Issue 7, 2000, Pages 828-837

  Bondalapati, Kiran ^a   Prasanna, Viktor K ^a  

^a University of Southern California   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 0040435142     PISSN: 00113891     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Review

References (66)

1. Vuillemin, J., Bertin, P., Roncin, D., Shand, M., Touati, H. and Boucard, P., IEEE Trans. VLSI Syst., 1996, 4, 56-69.
2. Dandalis, A., Prasanna, V. K. and Rolim, J. D. P., IEEE Symp. on FPGAs for Custom Computing Machines, April 2000 (submitted).
3. Graham, P. and Nelson, B., in IEEE Symp. on FPGAs for Custom Computing Machines, April 1996.
4. Sidhu, R. P., Mei, A. and Prasanna, V. K., in Int. Workshop on Field Programmable Logic and Applications, September 1999.
5. Athanas, P. and Abbott, A., IEEE Comput., 1995, 16-24.
6. Chung, Y. and Prasanna, V. K., in Int. Workshop on Computer Architectures for Machine Perception, October 1997.
7. Lemoine, E. and Merceron, D., in IEEE Symp. on FPGAs for Custom Computing Machines, 1995.
8. Dandalis, A. and Prasanna, V. K., in 7th Int. Workshop on Field-programmable Logic and Applications, September 1997.
9. Xilinx DSP Application Notes, The Fastest FFT in the West, http://www.xilinx.com/apps/displit.htm.
10. Shirazi, N., Athanas, P. M. and Abbott, A. L., in Int. Workshop on Field-Programmable Logic and Applications, September 1995.
11. Stephen Brown and Jonathan Rose, IEEE Design Test of Computers, Summer 1996.
12. Scott Hauck, Proc. of the IEEE-86, April 1998.
13. Jonathan Rose, Abbas El Gamal and Alberto Sangiovanni-Vincentelli, Proc. IEEE, 1993.
14. Andre DeHon, Ph D thesis, MIT AI Lab, September 1996.
15. Hauser, J. and Wawrzynek, J., in IEEE Symp. on FPGAs for Custom Computing Machines, April 1997, pp. 12-21.
16. Scalera, S. M. and Vázquez, J. R., IEEE Symp. on Field-Programmable Custom Computing Machines, April 1998.
17. Xilinx Inc., (www.xilinx.com), Virtex Series FPGAS.
18. Buell, D. A., Arnold, J. M. and Kleinfelder, W. J., Splash 2: FPGAS in a Custom Computing Machine, IEEE Computer Society Press, 1996.
19. Amerson, R., Carter, R. J., Culbertson, W. B., Kuekes, P. and Snider, G., in IEEE Symposium on FPGAs for Custom Computing Machines, April 1995, pp. 32-38.
20. Annapolis Microsystems, http://www.annapmicro.com/.
21. Tessier, R., Babb, J. and Agarwal, A., IEEE Workshop on FPGAs for Custom Computing Machines, April 1993.
22. Triscend Corporation, http://www.triscend.com/.
23. Chameleon Systems, http://www.chameleonsystems.com/.
24. Miller, R., Prasanna Kumar, V. K., Reisis, D. I. and Stout, Q. F., Proc. 5th MIT Conference on Advanced Research in VLSI, March 1988, pp. 163-178.
25. Miller, R., Prasanna Kumar, V. K., Reisis, D. I. and Stout, Q. F., IEEE Trans. Comput., 1993.
26. Bondalapati, K. and Prasanna, V. K., in Reconfigurable Architectures Workshop, RAW '97, April 1997.
27. Bondalapati, K., Ph D thesis, University of Southern California (under preparation).
28. Bondalapati, K. and Prasanna V. K., in 8th Int. Workshop on Field-Programmable Logic and Applications, September 1998.
29. Lawrence, A., Kay, A., Luk, W., Nomura, T. and Page, I., in 5th Int. Workshop on Field-Programmable Logic and Applications, 1995.
30. Jang, J. and Prasanna, V. K., J. Parallel Distributed Comput., 1995, 25, 31-41.
31. Nakano, K., A Bibliography of Published Papers on Dynamically Reconfigurable Architectures Parallel Processing Letters, Special Issue on Dynamically Reconfigurable Architectures, 1995.
32. Bondalapati, K. and Prasanna, V. K., in IEEE Symp. on FPGAs for Custom Computing Machines, April 1999.
33. Xilinx Inc., XC6200, Advance Product Specification.
34. Bittner, R. and Athanas, P., in ACM Int. Symp, on Field-Programmable Gate Arrays, February 1997, pp. 79-85.
35. Cadambi, S., Weener, J., Goldstein, S. C., Schmit, H. and Thomas, D. E., in Proc. ACM/SIGDA Sixth Int. Symp. on Field-Programmable Gate Array's, February 1998.
36. Ebeling, C., Cronquist, D. C. and Franklin, P., in 6th Int. Workshop on Field-Programmable Logic and Applications, 1996.
37. Kress, R., Hartenstein, R. W. and Nageldinger, U., in 7th Int. Workshop on Field-Programmable Logic and Applications, September 1997, pp. 304-313.
38. Elliot Waingold, Michael Taylor, Devabhaktuni Srikrishna, Vivek Sarkar, Walter Lee, Victor Lee, Jang Kim, Matthew Frank, Peter Finch, Rajeev Barua, Jonathan Babb, Saman Amarasinghe and Anant Agarwal, IEEE Comp., 1997, 86-93.
39. Brebner, G., in Int. Workshop on Field-Programmable Logic and Applications, September 1997.
40. Choi, S. and Prasanna, V. K., in Int. Conf. on Parallel and Distributed Systems, December 1997.
41. Petersen, R. J. and Hutchings, B., in 5th Int. Workshop on Field-Programmable Logic and Applications, 1995.
42. Rashid, A., Leonard, J. and Mangione-Srnith, W, H., IEEE Symp. on FPGAs for Custom Computing Machines, April 1998.
43. Zhong, P., Martonosi, M., Pranav Ashar and Sharad Malik, Int. Workshop on Field Programmable Logic, September 1998.
44. Jonathan Babb, Matthew Frank and Anant Agarwal, SPIE Photonics East: Reconfigurable Technology for Rapid Product Development and Computing, November 1996.
45. Bondalapati, K. and Prasanna, V. K., in Reconfigurable Architectures Workshop (RAW '2000) to be held in May 2000.
46. Callahan, T. J. and Wawrzynek, J., Int. Workshop on Field-Programmable Logic, September 1998.
47. Chang, D. and Marek-Sadowska, M., in IEEE Trans. Cumput., June 1999.
48. Dandalis, A., Mei, A. and Prasanna, V. K., in Reconfigurable Architectures Workshop, April 1999.
49. Luk, W., Shirazi, N., Guo, S. R. and Cheung, P. Y. K., in 7th Int. Workshop on Field-Programmable Logic and Applications, September 1997.
50. Payne, R., in 7th Int. Workshop on Field-Programmable Logic and Applications, September 1997, pp. 161-172.
51. Purna, K. M. G. and Bhatia, D., in IEEE Trans. Comput., 1999.
52. Subramanian, R., Ramasubramanian, N. and Pande, S., in Languages and Compilers for Parallel Computing, August 1998.
53. Weinhardt, M., in Reconfigurable Architectures Workshop (RAW '97), IT Press Verlag, April 1997.
54. Wirthlin, M. J. and Hutchings, B. L., in ACM Int. Symp. on Field Programmable Gate Arrays, February 1997, pp. 86-92.
55. Bellows, P. and Hutchings, B., in IEEE Symp. on Field-Programmable Custom Computing Machines, April 1998.
56. Bondalapati, K., Diniz, P., Duncan, P., Granacki, J., Hall, M., Jain, R. and Ziegler, H., in Reconfigurable Architectures Workshop, RAW '99, April 1999.
57. Bondalapati, K. and Prasanna, V. K., in Int. Workshop on Field-Programmable Logic and Applications, September 1999.
58. Mike Donlin, Comput. Design, 1996.
59. Gokhale, M. B. and Marks, A., in Proc. 1995 Int. Workshop on Field Programmable Logic and Applications, Oxford, England, September 1995.
60. Levi, D. and Guccione, S., in ACM Int. Symp. on Field Programmable Gate Arrays, February 1999.
61. Lysaght, P. and Stockwood, J., IEEE Trans. VLSI Syst., 1996.
62. Sidhu, R. P. S., Wadhwa, S., Mei, A. and Prasanna, V. K., IEEE Symp. on FPGAs for Custom Computing Machines, April 2000 (submitted).
63. Zebulum, R., Stoica, A. and Keymeulen, D., Third Int. Conference on Evolvable Systems: From Biology to Hardware, April 2000.
64. Hutchings, B. L., Int. Workshop on Field-Programmable Logic and Applications, September 1997.
65. MAARC Homepage, http://maarc.usc.edu.
66. MAARCII Homepage, http://maarcll.usc.edu.