Efficient implementation of rijndael encryption in reconfigurable hardware: Improvements and design tradeoffs

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2779, Issue , 2003, Pages 334-350

  Standaert, Francois Xavier ^a   Rouvroy, Gael ^a   Quisquater, Jean Jacques ^a   Legat, Jean Didier ^a  

^a UNIVERSITÉ CATHOLIQUE DE LOUVAIN   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMMERCE; COMPUTER HARDWARE; DATA PRIVACY; DESIGN; EFFICIENCY; EMBEDDED SYSTEMS; HARDWARE; OPTIMIZATION; RECONFIGURABLE HARDWARE;

ADVANCED ENCRYPTION STANDARD; ADVANCED ENCRYPTION STANDARD ALGORITHMS; ALGORITHMIC OPTIMIZATION; EFFICIENT IMPLEMENTATION; FPGA IMPLEMENTATIONS; HARDWARE AND SOFTWARE IMPLEMENTATIONS; HARDWARE EFFICIENCY; IMPLEMENTATION SCHEME;

CRYPTOGRAPHY;

EID: 35248847435     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: None     Document Type: Article

References (21)

1. Xilinx: Viriez 2.5V Field Programmable Gate Arrays Data Sheet, http://www.xilinx.com.
2. J. Daemen and V. Rijmen, AES Proposal: Rijndael, NIST's AES home page, http://www.nist.gov/aes.
3. A.J. Elbirt et Al, An FPGA Implementation and Performance Evaluation of the AES Block Cipher Candidate Algorithm Finalists, The Third Advanced Encryption Standard (AES3) Candidate Conference, April 13-14 2000, New York, USA.
4. K. Gaj and P. Chodowiec, Comparison of the Hardware Performance of the AES Candidates using Reconfigurable Hardware, The Third Advanced Encryption Standard (AES3) Candidate Conference, April 13-14 2000, New York, USA.
5. P. Chodowiec et al, Experimental Testing of the Gigabit IPSec-Compliant Implementations of Rijndael and Triple-DES Using SLAAC-1V FPGA Accelerator Board, in the proceedings of ISC 2001: Information Security Workshop, LNCS 2200, pp. 220-234, Springer-Verlag.
6. A. Dandalis et al, A Comparative Study of Performance of AES Candidates Using FPGAs, The Third Advanced Encryption Standard (AES3) Candidate Conference, April 13-14 2000, New York, USA.
7. T. Ichikawa et al, Hardware Evaluation of the AES Finalists, The Third Advanced Encryption Standard (AES3) Candidate Conference, April 13-14 2000, New York, USA.
8. O. Kwon et al, Implementation of AES and Triple-DES Cryptography using a PCI-based FPGA Board, in the proceedings of ITC-CSCC 2002: The International Technical Conference On Circuits/Systems, Computers and Communications.
9. M. McLoone and J.V. McCanny, High Performance Single Ship FPGA Rijndael Algorithm Implementations, in the proceedings of CHES 2001: The Third International CHES Workshop, Lecture Notes In Computer Science, LNCS 2162, pp 65-76, Springer-Verlag.
10. Helion Technology, High Performance AES (Rijndael) Cores for XILINX FPGA, http://www.heliontech.com.
11. V. Fischer and M. Drutarovsky, Two Methods of Rijndael Implementation in Reconfigurable Hardware, in the proceedings of CHES 2001: The Third International CHES Workshop, Lecture Notes In Computer Science, LNCS 2162, pp 65-76, Springer-Verlag.
12. CAST, AES Encryption Cores, http://www.cast-inc.com.
13. Amphion Semiconductor, CS5210-40: High Performance AES Encryption Cores, 2001. http://www.amphion.com/cs5210.html
14. N. Sklavos, O. Koufopavlou, Architecutre and VLSI Implementations of the AES-Proposal Rijndael, in IEEE Transactions on Computers, Volume 51, Number 12, pp 1454-1459, December 2002.
15. A. Satoh et al, Compact Hardware Architecture for 188-bit Block Cipher Camellia, in the Proceedings of the Third NESSIE Workshop, november 6-7, 2002, Munich, Germany.
16. N. Weaver and J. Wawrzynek High Performance Compact AES Implementations in Xilinx FPGAs, http://www.cs.berkeley.edu/ nweaver/Rijndael.
17. Xinmiao Zhang, Parhi K.K., Implementation approaches for the advanced encryption standard algorithm, in IEEE Circuits and Systems Magazine, pp 24-46, Fourth Quarter 2002.
18. FX. Standaert, G. Rouvroy, JD. Legat, JJ. Quisquater, A Methodology to Implement Block Ciphers in Reconfigurable Hardware and its Application to Fast and Compact AES Rijndael, in the proceedings of FPGA 2003: the Field Programmable Logic Array Conference, February 23-25 2003, Monterey, California.
19. A. Rudra et al, Efficient Rijndael Encryption Implementation with Composite Field Arithmetic, in the proceedings of CHES 2001: The Third International CHES Workshop, Lecture Notes In Computer Science, LNCS2162, pp 65-76, Springer-Verlag.
20. A. Satoh et al, A Compact Rijndael Hardware Architecture with S-Box Optimization, Advances in Cryptology - ASIACRYPT 2001, LNCS 2248, pp 239-254, Springer-Verlag.
21. J. Wolkerstorfer, E. Oswald, M. Lamberger, An ASIC Implementation of the AES SBoxes, in the proceedings of CT-RSA 2002, LNCS 2271, pp 67-78, Springer-Verlag.