Xtensa: A configurable and extensible processor

IEEE Micro

Volumn 20, Issue 2, 2000, Pages 60-70

  Gonzalez, Ricardo E ^a,b,c  

^a Tensilica Inc   (United States)

^b Intel's Microcomputer Research Labs

^c STANFORD UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC PROCESSORS; INSTRUCTION SET ARCHITECTURE (ISA); REGISTER-TRANSFER LEVEL (RTL);

APPLICATION SPECIFIC INTEGRATED CIRCUITS; C (PROGRAMMING LANGUAGE); CMOS INTEGRATED CIRCUITS; COMPUTER AIDED DESIGN; COMPUTER SYSTEMS PROGRAMMING; PERSONAL COMPUTERS; PROGRAM COMPILERS; RESPONSE TIME (COMPUTER SYSTEMS); SUBROUTINES;

COMPUTER ARCHITECTURE;

EID: 0033884908     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/40.848473     Document Type: Article

References (12)

1. A. Abd-alla and D. Kartlgaard, "Heuristic Synthesis of Microprogrammed Computer Architectures," IEEE Trans. on Computers, Vol. 23, No. 8, Aug. 1974, pp. 802-807.
2. P. Liu and F. Mowle, "Techniques of Program Execution with a Writable Control Memory," IEEE Trans. on Computers, Vol. 27, No. 9, Sept. 1978, pp. 816-827.
3. F. Haney, Using a Computer to Design Computer Instruction Sets, doctoral dissertation, Dept. of Computer Science, Carnegie-Mellon Univ., Pittsburgh, Penn., 1968.
4. B. Holmer and A. Despain, "Viewing Instruction Set Design as an Optimization Problem," Proc. 24th Int'l. Symp. on Microarchitecture, IEEE Computer Society, Los Alamitos, Calif., 1991, pp. 172-180.
5. R. Razdan and M.D. Smith, "A High-Performance Microarchitecture with Hardware-Programmable Functional Units," Proc. Micro-27, IEEE Computer Society, 1994, pp. 172-180.
6. O. Nishii et al., "A 200-MHz 1.2-W 1.4-GFLOPS Microprocessor with Graphics Unit," Proc. IEEE Int'l Solid-State Circuits Conf., Vol. 41, IEEE Press, Piscataway, N.J., 1998, pp. 288-289.
7. S. Santhanam et al., "A Low-Cost 300-MHz RISC CPU with Attached Media Processor," Proc. IEEE Int'l Solid-State Circuits Conf., Vol. 41, IEEE Press, 1998, pp. 298-299.
8. http://www.arccores.com.
9. S. Hesley et al., "A 7th-generation x86 Microprocessor," Proc. IEEE Int'l. Solid-State Circuits Conf., Vol. 42, IEEE Press, 1999, pp. 182-183.
10. J.L. Hennessy and D.A. Patterson, Computer Architecture: A Quantitative Approach, Morgan Kaufmann, San Mateo, Calif., 1990.
11. T. Ylonen et al., SSH Protocol Architecture, Internet-Draft, 1998; http://freenic.net/drafts/ drafts-i-j/draft-ietf-secsh-architecture-02.txt.
12. S. Kent and R. Atkinson, Security Architecture for the Internet Protocol, RFC 2401, Nov. 1998; ftp://ftp.isi.edu/in-notes/rfc2401.txt.