Threshold voltage control through multiple supply voltages for power-efficient FinFET interconnects

Proceedings of the IEEE International Frequency Control Symposium and Exposition

Volumn , Issue , 2008, Pages 220-227

  Muttreja, Anish ^a   Mishra, Prateek ^a   Jha, Niraj K ^a  

^a Princeton University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BUFFER INSERTION; BULK CMOS; CIRCUIT DESIGNS; CIRCUIT EFFICIENCY; DEVICE AREA; DUAL VDD; FIELD EFFECT TRANSISTOR (FET); FINFETS; GA TE LENGTHS; INTERCONNECT DESIGN; INTERCONNECT SYNTHESIS; INTERNATIONAL CONFERENCES; MULTIPLE SUPPLY VOLTAGES; POWER EFFICIENT; POWER SAVINGS; PROGRAMMING FRAMEWORKS; ROUTING TREES; SUPPLY VOLTAGES; THRESHOLD VOLTAGE CONTROL; VLSI DESIGNS;

DYNAMIC PROGRAMMING; ELECTRIC POTENTIAL; ENERGY CONSERVATION; INTEGRATED CIRCUIT LAYOUT; INTEGRATED CIRCUIT MANUFACTURE; MATHEMATICAL PROGRAMMING; NETWORKS (CIRCUITS); SYSTEMS ENGINEERING; THRESHOLD VOLTAGE; TRANSISTORS; VOLTAGE CONTROL; VOLTAGE REGULATORS;

FIELD EFFECT TRANSISTORS;

EID: 47649111580     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/VLSI.2008.117     Document Type: Conference Paper

References (33)

1. E. J. Frank, R. H. Dennard, E. Nowak, P. M. Solomon, Y. Taur, and H.-S. P. Wong. Device scaling limits of Si MOSFETs and their application dependencies. Proc. IEEE, 89(3): 259-288, Mar. 2001.
2. N. Magen, A. Kolodny, U. Weiser, and N. Shamir. Interconnect-power dissipation in a microprocessor. In Proc. Wkshp. System-Level Interconnect Prediction, pages 7-13, Feb. 2004.
3. P. Saxena, N. Menezes, P. Cocchini, and D. A. Kirkpatrick. The scaling challenge: Can correct-by-construction design help? In Proc. IEEE Intl. Symp. Physical Design, pages 51-58, Apr. 2003.
4. 2005 International Technology Roadmap for Semiconductors. http://www.itrs.net/Links/2005ITRS/Home2005.htm.
5. T.-J. King. FinFETs for nanoscale CMOS digital integrated circuits. In Proc. Int. Conf. Computer-Aided Design, pages 207-210, Nov. 2005.
6. B. Swahn and S. Hassoun. Gate sizing: FinFETs vs 32nm bulk MOSFETs. In Proc. Design Automation Conf., pages 528-531, July 2006.
7. K. Usami and M. Horowitz. Clustered voltage scaling technique for low-power design. In Proc. Int. Symp. Low Power Electronics & Design, pages 3-8, Aug. 1995.
8. A. U. Dirl, Y. S. Dhillon, A. Chatterjee, and A. D. Singh. Level-shifter free design of low power dual supply voltage CMOS circuits using dual threshold voltages. IEEE Trans. VLSI Systems, 13(9): 1103-1107, Sept. 2005.
9. K. Banerjee and A. Mehrotra. Power disspation issues in interconnect performance optimization for sub-180nm designs. In Proc. VLSI Symp. Technology & Circuits, pages 12-15, June 2002.
10. L. P. P. P. van Ginneken. Buffer placement in distributed RC-tree networks for minimal elmore delay. In Proc. Int. Symp. Circuits & Systems, pages 865-868, June 1990.
11. J. Lillils, C. K. Cheng, and T-T. Y. Lin. Optimal wire sizing and buffer insertion for low power and a generalized delay model. IEEE J. Solid-State Circuits, 31(3):437-447, 1996.
12. W. Shi and Z. Li. An O(nlogn) time algorithm for optimal buffer insertion. In Proc. Design Automation Conf., pages 580-585, June 2003.
13. dd buffered tree considering buffer stations and blockages. In Proc. Design Automation Conf., pages 497-502, June 2005.
14. dd buffering based on interconnect prediction and sampling. In Proc. Wkshp. System-Level Interconnect Prediction, pages 95-102, Mar. 2007.
15. A. Muttreja, N. Agarwal, and N. K. Jha. CMOS logic design with independent gate FinFETs. In Proc. Int. Conf. Computer Design, pages 560-567, Oct. 2007.
16. E. J. Nowak, I. Aller, T. Ludwig, K. Kim, R. V. Joshi, C.-T. Chuang, K. Bernstein, and R. Puri. Turning silicon on its edge. IEEE Circuits and Devices Magazine, 20(1): 20-31, Jan.-Feb. 2004.
17. T. Cakici, H. Mahmoodi, S. Mukhopadhyay, and K. Roy. Independent gate skewed logic in double-gate SOI technology. In Proc. IEEE Int. SOI Conf., pages 83-84, Oct. 2005.
18. R. V. Joshi, K. Kim, R. Q. Williams, E. J. Nowak, and C.-T. Chuang. A high-performance, low leakage, and stable SRAM row-based back-gate biasing scheme in FinFET technology. In Proc. Int. Conf. VLSI Design, pages 665-672, Jan. 2007.
19. L. Wei, Z. Chen, and K. Roy. Double gate dynamic threshold voltage (DGDT) SOI MOSFETs for low power high performance designs. In Proc. IEEE Int. SOI Conf., pages 82-83, Oct. 1997.
20. P. Beckett. Low-power circuits using dynamic threshold voltage devices. In Proc. Great Lakes Symp. VLSI, pages 213-216, Apr. 2005.
21. T. Sairam, W. Zhao, and Y. Cao. Optimizing FinFET technology for high-speed and low-power design. In Proc. Great Lakes Symp. VLSI, pages 73-77, Mar. 2007.
22. V. P. Trivedi, J. G. Fossum, and W. Zhang. Threshold voltage and bulk inversion effects in nonclassical CMOS devices with undoped ultra-thin bodies. Solid-State Electronics, 1(1): 170-178, Dec. 2007.
23. W. Zhao and Y. Cao. New generation of predictive technology model for sub-45nm design exploration. In Proc. Int. Symp. Quality of Electronic Design, pages 585-590, May 2006. http://www.eas.asu.edu/~ptm.
24. W. Zhao and Y. Cao. Predictive technology model for nano-CMOS design exploration. ACM J. Emerging Technologies in Computing Systems, 3(1):1-17, Apr. 2007.
25. F. Wang, Y. Xie, K. Bernstein, and Y. Luo. Dependability analysis of FinFET circuits. In Proc. IEEE Computer Soc. Symp. Emerging VLSI Technologies and Architectures, pages 399-404, Mar. 2006.
26. D. Ha, H. Takeuchi, Y.-K. Choi, and T.-J. King. Molybdenum gate technology for ultrathin-body MOSFETs and FinFETs. IEEE Trans. Electron Devices, 51 (12): 1989-1996, Dec. 2004.
27. D. A. Hodges, H. G. Jackson, and R. A. Saleh. Analysis and Design of Digital Integrated Circuits in Deep Submicron Technology. McGraw Hill, New York, NY, 3rd edition, 2004.
28. N. Weste and D. Harris. CMOS VLSI Design. Addison Wesley, Reading, MA, 3rd edition, 2000.
29. C. Grecu, P. P. Pande, A. Ivanov, and R. Saleh. A scalable communication-centric SoC interconnect architecture. In Proc. Int. Symp. Quality of Electronic Design, pages 343-348, 2004.
30. J. H. Choi, A. Bansal, M. Meterelliyoz, J. Murthy, and K. Roy. Leakage power dependent temperature estimation to predict thermal runaway in FinFET circuits. In Proc. Int. Conf. Computer-Aided Design, pages 583-586, Nov. 2006.
31. H. B. Bakoglu. Circuits, Interconnections and Packaging in VLSI. Addison Wesley, Boston, MA, 1990.
32. W. Shi and Z. Li. FBI: Fast buffer insertion for interconnect optimization, http://dropzone.tamu.edu/~zhuoli/GSRC/fast_buffer_insertion.html.
33. M. Popovich, E. G. Friedman, M. Sotman, and A. Kolodny. On-chip power distribution grids with multiple supply volt-ages for high performance integrated circuits. In Proc. Great Lakes Symp. VLSI, pages 2-7, Apr. 2005.