Low-power circuits using dynamic threshold devices

Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI

Volumn , Issue , 2005, Pages 213-216

  Beckett, Paul ^a  

^a RMIT UNIVERSITY   (Australia)

Author keywords

CMOS; Double gate; Nanotechnology; SOI; Subthreshold leakage; Suicide; Thin body

Indexed keywords

COMPUTER SIMULATION; ELECTRIC POTENTIAL; NANOTECHNOLOGY; OPTIMIZATION; POWER CONTROL; SEMICONDUCTOR INSULATOR BOUNDARIES; SILICON; THRESHOLD ELEMENTS;

CMOS; DOUBLE-GATE; SOI; SUBTHRESHOLD LEAKAGE; THIN-BODY;

NETWORKS (CIRCUITS);

EID: 29244446292     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1057661.1057713     Document Type: Conference Paper

References (20)

1. A. Basu, S.-C. Lin, V. Wason, A. Mehrotra and K. Banerjee, "Simultaneous Optimization of Supply and Threshold Voltages for Low-Power and High-Performance Circuits in the Leakage Dominant Era," Proc. Design Automation Conference, DAC 2004, San Diego, CA, pp 884-887, 2004.
2. A. P. Chandrakasan and R. W. Brodersen, "Minimizing Power Consumption in Digital CMOS Circuits," Proceedings of the IEEE, vol. 83(4), pp. 498-523, 1995.
3. X. An, R. Huang, B. Zhao, X. Zhang and Y. Wang, "Design Guideline of an Ultra-Thin Body SOI MOSFET for Low-Power and High-Performance Applications," Semiconductor Science and Technology, vol. 19(3), pp. 347-350, 2004.
4. Y.-C. Yeo, T.-J. King and C. Hu, "Direct Tunneling Leakage Current and Scalability of Alternative Gate Dielectrics," Applied Physics Letters, vol. 81(11), pp. 2091-2093, 2002.
5. H. Kawaura and T. Baba, "Direct Tunneling from Source to Drain in Nanometer-Scale Silicon Transistors," Japanese Journal of Applied Physics, vol. 42, Part 1(2A), pp. 351-357, 2003.
6. K. Chen, C. Hu, P. Fang, M. R. Lin and D. L. Wollesen, "Predicting CMOS Speed with Gate Oxide and Voltage Scaling and Interconnect Loading Effects," IEEE Transactions on Electron Devices, vol. 44(11), pp. 1951-1957, 1997.
7. I. Y. Yang, C. Vieri, A. Chandrakasan and D. A. Antoniadis, "Back-Gated CMOS on SOIAS for Dynamic Threshold Voltage Control," IEEE Transactions on Electron Devices, vol. 44(5), pp. 822-831, 1997.
8. U. Avci and S. Tiwari, "Back-Gated MOSFETs with Controlled Silicon Thickness for Adaptive Threshold-Voltage Control," Electronics Letters, vol. 40(1), pp. 74-75, 2004.
9. T. Lepselter and S. M. Sze, "SB-IGFET: An Insulated-Gate Field-Effect Transistor using Schottky Barrier Contacts for Source and Drain," Proceedings of the IEEE, vol. 56, pp. 1400-1401, 1968.
10. M. Nishisaka, S. Matsumoto and T. Asano, "Schottky Source/Drain SOI MOSFET with Shallow Doped Extension," Japanese Journal Applied Physics, vol. 42, Part 1(4B), pp. 2009-2013, 2003.
11. H.-C. Lin, M.-F. Wang, F.-J. Hou, J.-T. Liu, F.-H. Ko, H.-L. Chen, G.-W. Huang, T.-Y. Huang and S. M. Sze, "Nano-Scale Implantless Schottky-Barrier SOI FinFETs with Excellent Ambipolar Performance," Proc. 60th Device Research Conference, DRC2002, pp 45-46, 2002.
12. J. R. Tucker, "Schottky Barrier MOSFETS for Silicon Nanoelectronics," Proc. Advanced Workshop on Frontiers in Electronics, WOFE '97, pp 97-100, 1997.
13. M. Ieong, P. M. Solomon, S. E. Laux, H.-S. P. Wong and D. Chidambarrao, "Comparison of Raised and Schottky Source/Drain MOSFETs Using a Novel Tunneling Contact Model," Proc. International Electron Devices Meeting, IEDM '98, San Francisco, CA, USA, pp 733-736, 1998.
14. H.-S. P. Wong, D. J. Frank and P. M. Solomon, "Device Design Considerations for Double-Gate, Ground-Plane, and Single-Gated Ultra-Thin SOI MOSFET's at the 25 nm Channel Length Generation," Proc. International Electron Devices Meeting, IEDM '98, San Francisco, CA, USA, pp 407-410, 1998.
15. D. J. Wouters, J.-P. Colinge and H. E. Maes, "Subthreshold Slope in Thin-Film SOI MOSFETs," IEEE Transactions on Electron Devices, vol. 37(9), pp. 2022-2033, 1990.
16. J. Kedzierski, E. Nowak, T. Kanarsky, Y. Zhang, D. Boyd, R. Carruthers, C. Cabral, R. Amos, C. Lavoie, R. Roy, J. Newbury, E. Sullivan, J. Benedict, P. Saunders, K. Wong, D. Canaperi, M. Krishnan, K.-L. Lee, B. A. Rainey, D. Fried, P. Cottrell, H.-S. P. Wong, M. Ieong and W. Haensch, "Metal-Gate FinFET and Fully-Depleted SOI Devices using Total Gate Silicidation," Proc. International Electron Devices Meeting, IEDM '02, pp 247-250, 2002.
17. Q. Chen, L. Wang and J. D. Meindl, "Impact of High-K Dielectrics on Undoped Double-Gate MOSFET Scaling," Proc. IEEE International SOI Conference, pp 115-116, 2002.
18. Y.-K. Choi, D. Ha, T.-J. King and J. Bokor, "Investigation of Gate-Induced Drain Leakage (GIDL) Current in Thin Body Devices: Single-Gate Ultra-Thin Body, Symmetrical Double-Gate, and Asymmetrical Double-Gate MOSFETs," Japanese Journal Applied Physics, vol. 42, Part 1(4B), pp. 2073-2076, 2003.
19. J. Kedzierski, P. Xuan, E. H. Anderson, J. Bokor, T.-J. King and C. Hu, "Complementary Silicide Source/Drain Thin-Body MOSFETs for the 20 nm Gate Length Regime," Proc. International Electron Devices Meeting, IEDM2000, San Francisco, CA, USA, pp 57-60, 2000.
20. M. Budiu, G. Venkataramani, T. Chelcea and S. C. Goldstein, "Spatial Computation," Proc. International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS'04, Boston, MA, 2004.