Test connections - Tying application to process

Proceedings - International Test Conference

Volumn 2005, Issue , 2005, Pages 679-686

  Carulli Jr , John M ^a   Anderson, Thomas J ^a  

^a TEXAS INSTRUMENTS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CELL PHONES; CUSTOMER QUALITY; DEFECTIVE PARTS PER MILLION (DPPM); TECHNOLOGY GENERATION;

CELLULAR TELEPHONE SYSTEMS; CUSTOMER SATISFACTION; PERSONAL DIGITAL ASSISTANTS; RELIABILITY; SERVERS;

ELECTRONIC EQUIPMENT TESTING;

EID: 33847131369     PISSN: 10893539     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/TEST.2005.1584030     Document Type: Conference Paper

References (38)

1. "International Technology Roadmap for Semiconductors", http://public.itrs.net/
2. Y. Mitnick, "Multi Parameter Method for Yield Analysis and Reliability Assessment", IEEE International Reliability Symposium, 2000, pp. 158-163
3. B. Lisenker, Y. Mitnick, "Reliability Assessment Through Defect Based Testing", IEEE International Reliability Symposium, 2000, pp. 407-412
4. R. Guldi, "In-Line Defect Reduction From a Historical Perspective and Its Implications for Future Integrated Circuit Manufacturing", Transactions on Semiconductor Manufacturing, Vol. 17, No. 4, Nov. 2004, pp. 629-640
5. T. Anderson, "Estimating DPPM during the Prototype to Product Ramp Phase", IEEE Reliability Physics Symposium, 2005, accepted presentation
6. O. Semenov, A. Vassighi, M. Sachdev, A. Keshavarzi, C. F. Hawkins, "Effect of CMOS Technology Scaling on Thermal Management During Burn-In", Transactions on Semiconductor Manufacturing, Vol. 16, No. 4, Nov. 2003, pp. 686-695
7. V. Reddy, J. Carulli, A. Krishnan, W. Bosch, B. Burgess, "Impact of Negative Bias Temperature Instability on Product Parameter Drift", IEEE International Test Conference, 2004, pp. 148-155
8. P. Rickert, Internal correspondence
9. C. Weber, "Yield Learning and the Sources of Profitability in Semiconductor Manufacturing and Process Development", Transactions on Semiconductor Manufacturing, Vol. 17, No. 4, Nov. 2004, pp. 590-596
10. L. Wolstenholme, "Reliability Modeling - A Statistical Approach", Chapman & Hall/CRC, 1999
11. NIST/SEMATECH e-Handbook of Statistical Methods, http://www.itl.nist.gov/ div898/handbook/
12. T. Rost, V. Reddy, "Introduction to Semiconductor Reliability", International Reliability Physics Symposium, 2002, Tutorial
13. S. Chakravarthi, A. Krishnan, V. Reddy, C.F. Machala, S. Krishnan, "A comprehensive framework for predictive modeling of negative bias temperature instability", IEEE Reliability Physics Symposium, 2004, pp. 273-282
14. P.E. Nicollian, W.R. Hunter, J.C. Hu, "Experimental evidence for voltage driven breakdown models in ultrathin gate oxides", IEEE Reliability Physics Symposium, 2000. pp. 7-15
15. ox variations, with applications to process design, circuit design, and end use", IEEE Reliability Physics Symposium, 1999, pp. 72-81
16. E.Y. Wu, A. Vayshenker, E. Nowak J. Sune, R.-P. Vollertsen, W. Lai, D. Harmon, "Experimental evidence of T/sub BD/ power-law for voltage dependence of oxide breakdown in ultrathin gate oxides", IEEE Transactions on Electron Devices, Vol. 49, No. 12, Dec. 2002, pp. 2244-2253
17. E.T. Ogawa, Jinyoung Kim, G.S. Haase, H.C. Mogul, J.W. McPherson, "Leakage, breakdown, and TDDB characteristics of porous low-k silica-based interconnect dielectrics", IEEE International Reliability Physics Symposium, 2003, pp. 166-172
18. E.T. Ogawa, Ki-Don Lee, V.A. Blaschke, P.S. Ho, "Electromigration reliability issues in dual-damascene Cu interconnections", IEEE Transactions on Reliability, Vol. 51, No. 4, Dec. 2002, pp. 403-419
19. C.D. Hartfield, E.T. Ogawa, Young-Joon Park, Tz-Cheng Chiu, Honglin Guo, "Interface reliability assessments for copper/low-k products", IEEE Transactions on Device and Materials Reliability, Vol. 4, No. 2, June 2004, pp. 129-141
20. E.T. Ogawa, J.W. McPherson, J.A. Rosal, K.J. Dickerson, T.C. Chiu, L.Y. Tsung, M.K. Jain, T.D. Bonifield, J.C. Ondrusek, W.R. McKee, "Stress-induced voiding under vias connected to wide Cu metal leads", IEEE International Reliability Physics Symposium, 2002, pp. 312-321
21. Z. Stanojevic, H. Balachandran, D.M.H. Walker, F. Lakhani, S. Jandhyala, J. Saxena, K. Butler, "Computer-Aided Fault to Defect Mapping (CAFDM) for Defect Diagnosis", IEEE International Test Conference, 2000, pp. 729-738
22. A. Kinra, H. Balachandran, R. Thomas, J. Carulli, "Logic Mapping on a Microprocessor", IEEE International Test Conference, 2000, pp. 701-710
23. T. Barnett, A. Singh, "Relating Yield Models to Burn-In Fall-Out in Time", IEEE International Test Conference, 2003, pp. 77-84
24. C.G. Shirley, "A Defect Model of Reliability", International Reliability Physics Symposium, 1995, Tutorial 3
25. W. C. Riordan, R. Miller, J. M. Sherman, J. Hicks, "Microprocessor Reliability Performance as a Function of Die Location for a 0.25μm, Five Layer Metal CMOS Logic Process", IEEE International Reliability Symposium, 1999, pp. 1-11
26. R. Daasch, J. McNames, D. Bockelman, K. Cota, "Variance Reduction Using Wafer Patterns in IddQ Data", IEEE International Test Conference, 2000, pp. 189-198
27. R. Madge, M. Rehani, K. Cota, "Statistical Post-Processing at Wafersort - An Alternative to Burn-in and a Manufacturable Solution to Test Limit Setting for Sub-micron Technologies", VLSI Test Symposium, 2002, pp. 69-74
28. P. Nigh, A. Gattiker, "Random and Systematic Defect Analysis Using Iddq Signature Analysis for Understanding Fails and Guiding Test Decisions", IEEE International Test Conference, 2004, pp. 309-318
29. B.R. Benware, R. Madge, C. Lu, R. Daasch, "Effectiveness Comparisons of Outlier Screening Methods For Frequency Dependent Defects on Complex ASICs", VLSI Test Symposium, 2003, pp. 39-46
30. B. Benware, C. Lu, J. Van Slyke, P. Krishnamurthy, R. Madge, "Affordable and Effective Screening of Delay Defects in ASICs using the Inline Resistance Fault Model", IEEE International Test Conference, 2004, pp. 1285-1294
31. B. Benware, C. Schuermyer, N. Tamarapalli, K-H. Tsai, "Impact of Multiple-Detect Test Patterns on Product Quality", IEEE International Test Conference, 2003, pp. 1031-1040
32. K. Butler, J. Saxena, T. Fryers, G. Hetherington, "Minimizing Power Consumption in Scan Testing: Pattern Generation and DFT Techniques", IEEE International Test Conference, 2004, pp. 355-364
33. P. Ehlig, "How (In)adequate is one-time testing", IEEE International Test Conference, 2003, p. 1283
34. R. Madge, "ATE Value Add through Open Data Collection", IEEE International Test Conference, 2004, p. 1430
35. K. Mueller, S. Gupta, S. Pae, M. Agostinelli, P. Aminzadeh, "6-T Cell Circuit Dependent GOX SBD Model for Accurate Prediction of Observed Vccmin Test Voltage Dependency", IEEE International Reliability Symposium, 2004, pp. 426-429
36. S. Ikeda, Y. Yoshida, K. Ishibashi, Y. Mitsui, "Failure Analysis of 6T SRAM on Low-Voltage and High-Frequency Operation", IEEE Transactions on Electron Devices, 2003, Vol. 50, No. 5, pp 1270-1276
37. R. Baumann, "The impact of technology scaling on soft error rate performance and limits to the efficacy of error correction", International Electron Devices Meeting, 2002, pp. 329-332
38. th International Test Conference, 2004, October