-
2
-
-
0030686636
-
DDQ, and delay-fault testing
-
Apr.-May
-
DDQ, and delay-fault testing," in Proc. 1997 IEEE VLSI Test Symp., Apr.-May 1997, pp. 459-464.
-
(1997)
Proc. 1997 IEEE VLSI Test Symp.
, pp. 459-464
-
-
Nigh, P.1
Needham, W.2
Butler, K.3
Maxwell, P.4
Aitken, R.5
-
3
-
-
0031340072
-
So what is an optimal test mix? A discussion of the SEMATECH methods experiment
-
Nov.
-
_, "So what is an optimal test mix? A discussion of the SEMATECH methods experiment," in Proc. 1997 IEEE Test Conf., Nov. 1997, pp. 1037-1038.
-
(1997)
Proc. 1997 IEEE Test Conf.
, pp. 1037-1038
-
-
-
5
-
-
0035684196
-
Multiple-output propagation transition fault test
-
Oct.-Nov.
-
C-W. Tseng and E. J. McCluskey, "Multiple-output propagation transition fault test," in Proc. 2001 IEEE Int. Test Conf., Oct.-Nov. 2001, pp. 358-366.
-
(2001)
Proc. 2001 IEEE Int. Test Conf.
, pp. 358-366
-
-
Tseng, C.-W.1
McCluskey, E.J.2
-
6
-
-
0035683985
-
Scan vs. functional testing - A comparative effectiveness study on Motorola's MMC2107
-
Oct.-Nov.
-
K. Tumin, C. Vargas, R. Patterson and C. Nappi, "Scan vs. functional testing - A comparative effectiveness study on Motorola's MMC2107," in Proc. 2001 IEEE Int. Test Conf., Oct.-Nov. 2001, pp. 443-450.
-
(2001)
Proc. 2001 IEEE Int. Test Conf.
, pp. 443-450
-
-
Tumin, K.1
Vargas, C.2
Patterson, R.3
Nappi, C.4
-
7
-
-
0036444572
-
Scan-based transition fault testing - Implementation and low cost test challenges
-
Oct.
-
J. Saxena, K. M. Butler, J. Gatt, R. R., S. P. Kumar, S. Basu, D. J. Campbell and J. Berech, "Scan-based transition fault testing - Implementation and low cost test challenges," in Proc. 2002 IEEE Int. Test Conf., Oct. 2002, pp. 1120-1129.
-
(2002)
Proc. 2002 IEEE Int. Test Conf.
, pp. 1120-1129
-
-
Saxena, J.1
Butler, K.M.2
Gatt, J.3
R., R.4
Kumar, S.P.5
Basu, S.6
Campbell, D.J.7
Berech, J.8
-
8
-
-
0142246860
-
A case study of IR-drop in structured at-speed testing
-
Sep.-Oct.
-
J. Saxena, K. M. Butler, V. B. Jayaram, S. Kundu, N. V. Arvind, P. Sreeprakash and M. Hachinger, "A case study of IR-drop in structured at-speed testing," in Proc. 2003 IEEE Int. Test Conf., Sep.-Oct. 2003, pp. 1098-1104.
-
(2003)
Proc. 2003 IEEE Int. Test Conf.
, pp. 1098-1104
-
-
Saxena, J.1
Butler, K.M.2
Jayaram, V.B.3
Kundu, S.4
Arvind, N.V.5
Sreeprakash, P.6
Hachinger, M.7
-
9
-
-
0142039803
-
Delay defect characteristics and testing strategies
-
Sep-Oct.
-
K. S. Kim, S. Mitra and P. G. Ryan, "Delay defect characteristics and testing strategies," IEEE Design and Test of Comput, vol. 20, no. 5, pp. 8-16, Sep-Oct. 2003.
-
(2003)
IEEE Design and Test of Comput
, vol.20
, Issue.5
, pp. 8-16
-
-
Kim, K.S.1
Mitra, S.2
Ryan, P.G.3
-
10
-
-
0142039802
-
High-frequency, at-speed scan testing
-
Sep-Oct.
-
X. Lin, R. Press, J. Rajski, P. Reuter, T. Rinderknecht, B. Swanson and N. Tamarapalli, "High-frequency, at-speed scan testing," IEEE Design and Test of Comput., vol. 20, no. 5, pp. 17-25, Sep-Oct. 2003.
-
(2003)
IEEE Design and Test of Comput.
, vol.20
, Issue.5
, pp. 17-25
-
-
Lin, X.1
Press, R.2
Rajski, J.3
Reuter, P.4
Rinderknecht, T.5
Swanson, B.6
Tamarapalli, N.7
-
11
-
-
0142071674
-
Achieving at-speed structural test
-
Sep-Oct.
-
S. Pateras, "Achieving at-speed structural test," IEEE Design and Test of Comput., vol. 20, no. 5, pp. 26-33, Sep-Oct. 2003.
-
(2003)
IEEE Design and Test of Comput.
, vol.20
, Issue.5
, pp. 26-33
-
-
Pateras, S.1
-
12
-
-
0142103281
-
AC scan path selection for physical debugging
-
Sep-Oct.
-
A. L. Crouch, J. C. Potter and J. Doege, "AC scan path selection for physical debugging," IEEE Design and Test of Comput., vol. 20, no. 5, pp. 34-40, Sep-Oct. 2003.
-
(2003)
IEEE Design and Test of Comput.
, vol.20
, Issue.5
, pp. 34-40
-
-
Crouch, A.L.1
Potter, J.C.2
Doege, J.3
-
13
-
-
0142135003
-
Speed binning with path delay test in 150-nm technology
-
Sep-Oct.
-
B. D. Cory, R. Kapur and B. Underwood, "Speed binning with path delay test in 150-nm technology," IEEE Design and Test of Comput., vol. 20, no. 5, pp. 41-45, Sep-Oct. 2003.
-
(2003)
IEEE Design and Test of Comput.
, vol.20
, Issue.5
, pp. 41-45
-
-
Cory, B.D.1
Kapur, R.2
Underwood, B.3
-
14
-
-
0142039788
-
Obtaining high defect coverage for frequency-dependent defects in complex ASICs
-
Sep-Oct.
-
R. Madge, B. R. Benware and W. R. Daasch, "Obtaining high defect coverage for frequency-dependent defects in complex ASICs," IEEE Design and Test of Comput., vol. 20, no. 5, pp. 46-53, Sep-Oct. 2003.
-
(2003)
IEEE Design and Test of Comput.
, vol.20
, Issue.5
, pp. 46-53
-
-
Madge, R.1
Benware, B.R.2
Daasch, W.R.3
-
15
-
-
0035687399
-
An analysis of power reduction techniques in scan testing
-
Oct.-Nov.
-
J. Saxena, K. M. Butler and L. Whetsel, "An analysis of power reduction techniques in scan testing," in Proc. 2001 IEEE Int. Test Conf., Oct.-Nov. 2001, pp. 670-677.
-
(2001)
Proc. 2001 IEEE Int. Test Conf.
, pp. 670-677
-
-
Saxena, J.1
Butler, K.M.2
Whetsel, L.3
-
16
-
-
0000117401
-
ATPG for heat dissipation minimization during scan testing
-
Oct.
-
S. Wang and S. K. Gupta, "ATPG for heat dissipation minimization during scan testing," in Proc. 1994 IEEE Int. Test Conf., Oct. 1994, pp. 250-258.
-
(1994)
Proc. 1994 IEEE Int. Test Conf.
, pp. 250-258
-
-
Wang, S.1
Gupta, S.K.2
-
17
-
-
0030651684
-
ATPG for heat dissipation minimization during scan testing
-
June
-
_, "ATPG for heat dissipation minimization during scan testing," in Proc. ACM/IEEE 34th Design Automation Conf., June 1997, pp. 614-619.
-
(1997)
Proc. ACM/IEEE 34th Design Automation Conf.
, pp. 614-619
-
-
-
20
-
-
0142215993
-
A new approach for low power scan testing
-
Sep.-Oct.
-
T. Yoshida and M. Watati, "A new approach for low power scan testing," in Proc. 2003 IEEE Int. Test Conf., Sep.-Oct. 2003, pp. 480-487.
-
(2003)
Proc. 2003 IEEE Int. Test Conf.
, pp. 480-487
-
-
Yoshida, T.1
Watati, M.2
-
21
-
-
0142246916
-
Efficient scan chain design for power minimization during scan testing under routing constraint
-
Sep.-Oct.
-
Y. Bonhomme, P. Girard, L. Guiller, C. Landrault and S. Pravossoudovitch, "Efficient scan chain design for power minimization during scan testing under routing constraint," in Proc. 2003 IEEE Int. Test Conf., Sep.-Oct. 2003, pp. 488-493.
-
(2003)
Proc. 2003 IEEE Int. Test Conf.
, pp. 488-493
-
-
Bonhomme, Y.1
Girard, P.2
Guiller, L.3
Landrault, C.4
Pravossoudovitch, S.5
-
22
-
-
18144401225
-
-
personal communication, July
-
J. Rearick, personal communication, July 2003.
-
(2003)
-
-
Rearick, J.1
-
23
-
-
18144379123
-
-
personal communication, May
-
A. L. Crouch, personal communication, May 2002.
-
(2002)
-
-
Crouch, A.L.1
-
24
-
-
0043136599
-
Efficient compression and application of deterministic patterns in a logic BIST architecture
-
June
-
P. Wohl, J. A. Waicukauski, S. Patel and M. B. Amin, "Efficient compression and application of deterministic patterns in a logic BIST architecture," in Proc. ACM/IEEE 40th Design Automation Conf., June 2003, pp. 566-569.
-
(2003)
Proc. ACM/IEEE 40th Design Automation Conf.
, pp. 566-569
-
-
Wohl, P.1
Waicukauski, J.A.2
Patel, S.3
Amin, M.B.4
-
25
-
-
18144362440
-
-
Mountain View, CA, Dec.
-
Synopsys Corporation, Synopsys TetraMAX™ on-line help. Mountain View, CA, Dec. 2003.
-
(2003)
Synopsys TetraMAX™ On-line Help
-
-
-
26
-
-
84860930139
-
-
"Power reduction in module-based scan testing," US Patent and Trade Office, Pub. No. US 2002/0170010 A1, Nov.
-
J. Saxena, K. M. Butler, A. K. Jain, A. Fryars and G.G. Hetherington, "Power reduction in module-based scan testing," US Patent and Trade Office, Pub. No. US 2002/0170010 A1, Nov. 2002.
-
(2002)
-
-
Saxena, J.1
Butler, K.M.2
Jain, A.K.3
Fryars, A.4
Hetherington, G.G.5
-
27
-
-
0041430717
-
Dual multiple-polynomial LFSR for low-power mixed-mode BIST
-
Jul.
-
P. Rosinger, B. M. Al-Hashimi and N. Nicolici, "Dual multiple-polynomial LFSR for low-power mixed-mode BIST," IEE Proc., vol. 150, no. 4, pp. 209-217, Jul. 2003.
-
(2003)
IEE Proc.
, vol.150
, Issue.4
, pp. 209-217
-
-
Rosinger, P.1
Al-Hashimi, B.M.2
Nicolici, N.3
|