Advanced CMOS technology portfolio for RF IC applications

IEEE Transactions on Electron Devices

Volumn 52, Issue 7, 2005, Pages 1324-1334

  Chang, Chih Sheng ^a   Chao, Chih Ping ^a   Chern, John G J ^a   Sun, Jack Yuan Chen ^a  

^a TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY   (Taiwan)

Author keywords

Foundry; RF CMOS; RF IC

Indexed keywords

CAPACITORS; ELECTRIC INDUCTORS; INTEGRATED CIRCUIT LAYOUT; MIM DEVICES; SPURIOUS SIGNAL NOISE; SUBSTRATES; VARACTORS;

PROCESS DESIGN KIT; RF CMOS; RF IC;

CMOS INTEGRATED CIRCUITS;

EID: 23944448913     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/TED.2005.850631     Document Type: Article

References (35)

1. C. C. Wu et al., "A 90-nm CMOS device technology with high-speed, general-purpose, and low-leakage transistors for system on chip applications," in IEDM Tech. Dig., 2002, pp. 65-68.
2. C.-S. Chang et al., "Extended 0.13 μm CMOS technology for the ultra high-speed and MS/RF application segments," in Symp. VLSI Technol., Jun. 2002, pp. 68-69.
3. K. K. Young et al., "A 0.13 μm CMOS technology with 193 nm lithography and Cu/low-k for high performance applications" in IEDM Tech. Dig., 2000, pp. 563-566.
4. S. Thompson et al., "An enhanced 130 nm generation logic technology featuring 60 nm transistors optimized for high performance and low lower at 0.7 - 1.4 V," in IEDM Tech. Dig., 2001, pp. 257-260.
5. D. Buss, B. L. Evans, J. Bellay, W. Krenik, B. Haroun, D. Leipold, K. Maggio, J.-Y. Yang, and T. Moise, "SOC CMOS technology for personal internet products," IEEE Trans. Electron Devices, vol. 50, no. 3, pp. 546-556, Man 2003.
6. C. H. Diaz, D. D. Tang, and J. Y.-C. Sun, "CMOS technology for MS/RF SoC," IEEE Trans. Electron Devices, vol. 50, no. 3, pp. 557-566, Mar. 2003.
7. MAX RF CMOS, high-Q MiM capacitor and spiral Cu inductor," in Symp. VLSI Technol., 2003, pp. 39-40.
8. M. Saito, M. Ono, R. Fujimoto, H. Tanimoto, N. Ito, T. Yoshitomi, T. Ohguro, H. S. Momose, and H. Iwai, "0.15-μm RF CMOS technology compatible with logic CMOS for low-voltage operation," IEEE Trans. Electron Device, vol. 45, pp. 737-742, 1998.
9. E. Morifuji et al., "Future perspective and scaling down roadmap for RF CMOS," in Symp. VLSI Technol., 1999, pp. 163-164.
10. H. S. Momose, E. Morifuji, T. Yoshitomi, T. Ohguro, M. Saito, and H. Iwai, "Cutoff frequency and propagation delay time of 1.5-nm gate oxide CMOS," IEEE Trans. Electron Devices, vol. 48, no. 6, pp. 1165-1174, Jun. 2001.
11. T RFMOS and versatile, high-Q passive components for cost/performance optimization," in IEDM Tech. Dig., 2003, pp. 39-42.
12. 2 6-T SRAM cell," in IEDM Tech. Dig., 2002, pp. 73-76.
13. G. B. Baldwin et al., "90 nm CMOS RF technology with 9.0 V I/O capability for single-chip radio," in Symp. VLSI Technol., 2003, pp. 87-88.
14. K. Kuhn, R. Basco, D. Becher, M. Hattendorf, P. Packan, I. Post, P. Vandervoom, and I. Young, "A comparison of state-of-the-art nMOS and SiGe HBT devices for analog/mixed-signal/RF circuit applications," in Symp. VLSI Technol., 2004, pp. 224-225.
15. L. F. Tiemeijer et al., "Record RF performance of standard 9O nm CMOS technology," in IEDM Tech. Dig., 2004, pp. 441-444.
16. J. Scholvin, D. R. Greenberg, and J. A. del Alamo, "RF power potential of 90 nm CMOS: Device options, performance, and reliability," in IEDM Tech. Dig., 2004, pp. 455-458.
17. D. Becher, G. Banerjee, R. Basco, C. Hung, K. Kuhn, and W.-K. Shih, "Noise performance of 90 nm CMOS technology," in IEEE MTT-S Int. Microwave Symp. Dig., vol. 1, 2004, pp. 17-20.
18. M. S. Gupta, "Power gain in feedback amplifiers, a classic revisited," IEEE Trans. Microwave Theory Tech., vol. 40, no. 5, pp. 864-879, May 1992.
19. International Technology Roadmap for Semiconductors (2003). Online. Available: http://public.itrs.net
20. C. Enz, "An MOS transistor model for RF IC design valid in all regions of operation," IEEE Trans. Microwave Theory Tech., vol. 50, no. 1, pp. 342-359, Jan. 2002.
21. L. M. Franca-Neto, B. A. Bloechel, and K. Soumyanath, "17 GHz and 24 GHz LNA designs based on extended-S-parameter with microstrip-on-die in 0.18 μm logic CMOS technology," in European Solid-State Circ. Conf. (ESSCIRC), Lisbon, Portugal, Sep. 2003, pp. 149-152.
22. T. Soorapanth, C. P. Yue, D. K. Shaeffer, T. H. Lee, and S. S. Wong, "Analysis and optimization of accumulation-mode varactor for RF Ics," in Symp. VLSI Technol., 1998, pp. 32-33.
23. R. Castello, P. Erratico, S. Manzini, and F. Svelto, "A ±30% tuning range varactor compatible with future scaled technologies," in Symp. VLSI Technol., 1998, pp. 34-35.
24. P. Andreani and S. Mattisson, "On the use of MOS varactors in RF VCO's," IEEE J. Solid-State Circuits, vol. 35, no. 6, pp. 905-910, Jun. 2000.
25. S. Van Huylenbroeck, S. Decoutere, R. Venegas, S. Jenei, and G. Winderickx, "Investigation of PECVD dielectrics for nondispersive metal-insulator-metal capacitors," IEEE Electron Device Lett., vol. 23, no. 4, pp. 191-193, Apr. 2002.
26. Y. L. Tu, H. L. Lin, L. L. Chao, D. Wu, C. S. Tsai, C. Wang, C. F. Huang, C. H. Lin, and J. Y.-C. Sun, "Characterization and comparison of high-k metal-insulator-metal (MiM) capacitors in 0.13 μm Cu BEOL mixed-mode and RF applications," in Symp. VLSI Technol., 2003, pp. 79-80.
27. P. Zurcher et al., "Integration of thin film MIM capacitors and resistors into copper metallization based RF-CMOS and Bi-CMOS technologies," in IEDM Tech. Dig., 2000, pp. 65-68.
28. R. Aparicio and A. Hajimiri, "Capacity limits and matching properties of integrated capacitors," IEEE J. Solid-State Circuits, vol. 37, no. 3, pp. 384-393, Mar. 2002.
29. K. T. Christensen, "Design and characterization of vertical mesh capacitors in standard CMOS," in Symp. VLSI Technol., 2001, pp. 201-204.
30. R. Gharpurey and R. G. Meyer, "Modeling and analysis of substrate coupling in integrated circuits," IEEE J. Solid-State Circuits, vol. 31, no. 3, pp. 344-353, Mar. 1996.
31. W.-K. Yeh, S.-M. Chen, and Y.-K. Fang, "Substrate noise-coupling characterization and efficient suppression in CMOS technology," IEEE Trans. Electron Devices, vol. 51, no. 5, pp. 817-819, May 2004.
32. J. N. Burghartz and B. Rejaei, "On the design of RF spiral inductors on silicon," IEEE Trans. Electron Devices, vol. 50, no. 3, pp. 718-729, Mar. 2003.
33. C. P. Yue and S. S. Wong, "On-chip spiral inductors with patterned ground shields for Si-based RF IC's," IEEE J. Solid-State Circuits, vol. 33, no. 5, pp. 743-752, May 1998.
34. S.-M. Yim, T. Chen, and K. O. Kenneth, "The effects of a ground shield on the characteristics and performance of spiral inductors," IEEE J. Solid-State Circuits, vol. 37, no. 2, pp. 237-244, Feb. 2002.
35. A. Zolfaghari, A. Chan, and B. Razavi, "Stacked inductors and transformers in CMOS technology," IEEE J. Solid-State Circuits, vol. 36, no. 4, pp. 620-628, Apr. 2001.