Security on FPGAs: State-of-the-Art Implementations and Attacks

ACM Transactions on Embedded Computing Systems

Volumn 3, Issue 3, 2004, Pages 534-574

  Wollinger, Thomas ^a   Paar, Christof ^a   Guajardo, Jorge ^b  

^a RUHR UNIVERSITY BOCHUM   (Germany)

^b INFINEON TECHNOLOGIES AG   (Germany)

Author keywords

Algorithms; attacks; cryptographic applications; Cryptography; Design; FPGA; Performance; reconfigurable hardware; reverse engineering; Security; security

Indexed keywords

EID: 84999466301     PISSN: 15399087     EISSN: 15583465     Source Type: Journal    
DOI: 10.1145/1015047.1015052     Document Type: Article

References (138)

1. Agrawal, D., Archambeault, B., Rao, J. R., Rohatgi, P., 2002. The EM side-channel(s). In Workshop on Cryptographic Hardware and Embedded Systems-CHES 2002, S. K. KoQ and C. Paar, eds. Lecture Notes in Computer Science, vol. 2523. Springer-Verlag, Berlin, 29-45.
2. Ajluni, C., 1995. Two new imaging techniques to improve IC defect indentification. Electron. Des. 43, 14 (July), 37-38.
3. Altera Corporation 2000. Nios Soft Core Embeded Processor. Altera Corporation.
4. Altera Corporation 2002a. Excalibur Device Overview. Altera Corporation.
5. Altera Corporation 2002b. Stratix FPGA Family. Altera Corporation.
6. American National Standards Institute. 1998. ANSI X9.52-1998, Triple Data Encryption Algorithm Modes of Operation. American National Standards Institute
7. Anderson, R., Kuhn, M., 1997. Low cost attacks on tamper resistant devices. In 5th International Workshop on Security Protocols, B. Christianson, B. Crispo, T. M. A. Lomas, and M. Roe, eds. Lecture Notes in Computer Science, vol. 1361. Springer-Verlag, Berlin, 125-136.
8. ANSI. 1981. American National Standards Data Encryption Algorithm X3.92-1981. American National Standards Association.
9. Aplan, J. M., Eaton, D. D., Chan, A. K., 1999. Security Antifuse that Prevents Readout of some but not other Information from a Programmed Field Programmable Gate Array. United States Patent, Patent Number 5898776.
10. Aritome, S., Shirota, R., Hemink, G., Endoh, T., Masuoka, F., 1993. Reliability issues of flash memory cells. Proc. IEEE 81, 5 (May), 776-788.
11. Athanas, P., Abbott, A., 1995. Real-time image processing on a custom computing platform. IEEE Comput. 28, 2 (Feb.), 16-24.
12. Barrett, P., 1986. Implementing the Rivest Shamir and Adleman public key encryption algorithm on a standard digital signal processor. In Advances in Cryptology-CRYPTO'86, A. M. Odlyzko, ed. Lecture Notes in Computer Science, vol. 263. Springer-Verlag, Berlin, Germany, 311-323.
13. Benaloh, J., Dai, W., Fast modular reduction. Rump session of CRYPTO'95.
14. Biham, E., Shamir, A., 1997. Differential fault analysis of secret key cryptosystems. In Advances in Cryptology-CRYPTO'97, B. Kaliski, Jr., ed. Lecture Notes in Computer Science, vol. 1294. Springer-Verlag, Berlin, 513-525.
15. Blake, I., Seroussi, G., Smart, N., 1999. Elliptic Curves in Cryptography. London Mathematical Society Lecture Notes Series, vol. 265, Cambridge University Press.
16. Blum, T., 1999. Modular Exponentiation on Reconfigurable Hardware. M.S. thesis, ECE Department, Worcester Polytechnic Institute, Worcester, Massachusetts, USA.
17. Blum, T., Paar, C., 1999. Montgomery modular multiplication on reconfigurable hardware. In Proceedigns of the 14th IEEE Symposium on Computer Arithmetic (ARITH-14). 70-77.
18. Blum, T., Paar, C., 2001. High radix Montgomery modular exponentiation on reconfigurable hardware. IEEE Trans. Comput. 50, 7 (July), 759-764.
19. Bondalapati, K., Prasanna, V., 2002. Reconfigurable computing systems. Proc. IEEE.
20. Boneh, D., Demillo, R. A., Lipton, R. J., 1997. On the importance of checking cryptographic protocols for faults (extended abstract). In Advances in Cryptology-EUROCRYPT'97, W. Fumy, ed. Lecture Notes in Computer Science, vol. 1233. Springer-Verlag, Berlin, 37-51.
21. Borriello, G., Want, R., 2000. Embedded computation meets the world wide web. Commun. ACM 43, 5 (May), 59-66.
22. Brickell, E. F., 1982. A fast modular multiplication algorithm with applications to two key cryptography. In Advances in Cryptology-CRYPTO'82, D. Chaum and R. L. Rivest, and A. T. Sherman, eds. Plenum Publishing, New York, USA, 51-60.
23. Buell, D., Arnold, J., Kleinfelder, W., 1996. Splash 2: FPGAs in a Custom Computing Machine. John Wiley and Sons.
24. Chari, S., Jutla, C. S., Rao, J. R., Rohatgi, P., 1999a. A cauttionary note regarding the evaluation of AES condidates on smart cards. In Proceedings of the Second AES Candidate Conference (AES2), Rome, Italy.
25. Chari, S., Jutla, C. S., Rao, J. R., Rohatgi, P., 1999b. Towards sound approaches to counteract power-analysis attacks. In Advances in Cryptology-CRYPTO'99, M. Wiener, ed. Lecture Notes in Computer Science, vol. 1666. Springer-Verlag, Berlin, 398-412.
26. Chodowiec, P., Gaj, K., 2003. Very compact FPGA implementation of the AES algorithm. In Workshop on Cryptographic Hardware and Embedded Systems-CHES 2003, C. Walter.
27. Chudnovsky, D., Chudnovsky, G., 1986. Sequences of numbers generated by addition in formal groups and new primality and factorization tests. Adv. Appl. Math. 7, 4, 385-434.
28. Clavier, C., Coron, J., Dabbous, N., 2000. Differential power analysis in the presence of hardware countermeasures. In Workshop on Cryptographic Hardware and Embedded Systems- CHES 2000,. Ç. K. Koç and C. Paar, eds. Lecture Notes in Computer Science, vol. 1965. SpringerVerlag, Berlin, 252-263.
29. Clavier, C., Coron, J.-S., 2000. On Boolean and arithmetic masking against differential power analysis. In Workshop on Cryptographic Hardware and Embedded Systems-CHES 2000,. Ç. K. Koç and C. Paar, eds. Lecture Notes in Computer Science, vol. 1965. Springer-Verlag, Berlin, 231-237.
30. Compton, K., Hauck, S., 2002. Reconfigurable computing: A survey of systems and software. ACM Comput. Surveys 34, 2 (June), 171-210.
31. Dandalis, A., Prasanna, V. K., Rolim, J. D. P., 2000a. A comparative study of performance of AES final candidates using FPGAs. In Workshop on Cryptographic Hardware and Embedded Systems-CHES 2000,. Ç. Koç and C. Paar, eds. Lecture Notes in Computer Science, vol. 1965. Springer-Verlag, Worcester, Massachusetts, USA, 125-140.
32. Dandalis, A., Prasanna, V. K., Rolim, J. D. P., 2000b. An adaptive cryptographic engine for iPSec architectures. in Eighth Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM'00, K. L. Pocek and J. M. Arnold, eds.
33. Davies, N., Gellersen, H.-W., 2002. Beyond prototypes: Challenges in deploying ubiquitous systems. IEEE Pervasive Computing 1, 1 (Jan.-Mar.), 26-35.
34. Waleffe, DE, And, D., Quisquater, J.-J., 1990. CORSAIR: A smart card for public key cryptosystems. In Advances in Cryptology-CRYPTO'90, A. J. Menezes and S. A. Vanstone, eds. Lecture Notes in Computer Science, vol. 537. Springer-Verlag, Berlin, 502-514.
35. Dhem, J.-F., 1994. Modified version of the Barret modular multiplication algorithm. UCL Technical Report CG-1994/1, University Catholique de Louvain.
36. Dhem, J.-F., 1998. Design of an Efficient Public-key Cryptographic Library for RISC-Based Smart Cards. Ph.D. thesis, UCL-Universite Catholique de Louvain, Louvain-la-Neuve, Belgium.
37. Dierks, T., Allen, C., 1999. RFC 2246: The TLS Protocol Version 1.0. Corporation for National Research Initiatives, Internet Engineering Task Force, Network Working Group, Reston, Virginia, USA.
38. Diffie, W., Hellman, M. E., 1976. New directions in cryptography. IEEE Trans. Inf. Theory IT-22, 644-654.
39. Dusse, S. R., Kaliski, B. S., 1990. A cryptographic library for the Motorola DSP56000. In Advances in Cryptology-EUROCRYPT'90, I. B. Damgard, ed. Lecture Notes in Computer Science, vol. 473. Springer-Verlag, Berlin, Germany, 230-244.
40. Dworkin, M., 2001. NIST SP 800-38A, Recommendation for Block Cipher Modes of Operation- Methods and Techniques. National Institute of Standards and Technology/U.S. Department of Commerce.
41. Dworkin, M., 2002. Draft NIST SP 800-38B, Recommendation for Block Cipher Modes of Operation: The RMAC Authentication Mode-Methods and Techniques. National Institute of Standards and Technology/U.S. Department of Commerce.
42. Elbirt, A., Paar, C., 2000. An FPGA implementation and performance evaluation of the serpent block cipher. In FPGA'00-ACM/SIGDA International Symposium on Field Programmable Gate Arrays. ACM, Monterey, CA, USA, 33-40.
43. Elbirt, A., Paar, C., 2001. An FPGA-based performance evaluation of the AES block cipher candidate algorithm finalists. IEEE Trans. Very Large Integ. (VLSI) Syst. 4, 9, 545-557.
44. Elbirt, A., Yip, W., Chetwynd, B., Paar, C., 2000. An FPGA implementation and performance evaluation of the AES block cipher candidate algorithm finalists. In The Third Advanced Encryption Standard Candidate Conference. National Institute of Standards and Technology, New York, New York, USA, 13-27.
45. Elbirt, A., Yip, W., Chetwynd, B., Paar, C., 2001. An FPGA-based performance evaluation of the AES block cipher candidate algorithm finalists. IEEE Trans. VLSI Des. 9, 4 (Aug.), 545-557.
46. Eldridge, S. E., Walter, C. D., 1993. Hardware implementation of Montgomery's modular multiplication algorithm. IEEE Trans. Comput. 42, 6 (July), 693-699.
47. Federal Information Processing Standards. 1977. NIST FIPS PUB 46, Data Encryption Standard. Federal Information Processing Standards, National Bureau of Standards, U.S. Department of Commerce.
48. Ferreira, R., Malzahn, R., Marissen, P., Quisquater, J.-J., Wille, T., 1996. FAME: A 3rd generation coprocessor for optimising public key cryptosystems in smart card applications. In Proceedings of CARDIS 1996, Smart Card Research and Advanced Applications, P. H. Hartel, P. Paradinas, and J.-J. Quisquater, eds. Stichting Mathematisch Centrum, CWI, Amsterdam, The Netherlands, 59-72.
49. Fischer, V., Drutarovsky, M., 2001. Two methods of Rijndael implementation in reconfigurable hardware. In Workshop on Cryptographic Hardware and Embedded Systems-CHES 2001,. Ç. K. Koç, D. Naccache, and C. Paar, eds. Lecture Notes in Computer Science, vol. 2162. SpringerVerlag, Berlin, 77-92.
50. Frecking, W., Parhi, K. K., 1999. A unified method for iterative computation of modular multiplications and reduction operations. In International Conference on Computer Design- ICCD'99. 80-87.
51. Freier, A. O., Karlton, P., Kocher, P. C., 1996. The SSL Protocol Version 3.0. Transport Layer Security Working Group INTERNET-DRAFT.
52. Gaj, K., Chodowiec, P., 2000. Comparison of the hardware performance of the AES candidates using reconfigurable hardware. In The Third Advanced Encryption Standard Candidate Conference. National Institute of Standards and Technology, New York, New York, USA, 4054.
53. Gaj, K., Chodowiec, P., 2001. Fast implementation and fair comparison of the final candidates for advanced encryption standard using field programmable gate arrays. In Topics in Cryptology-CT-RSA 2001, D. Naccache, ed. Lecture Notes in Computer Science, vol. 2020. Springer-Verlag, Berlin, 84-99.
54. Gordon, D. M., 1998. A survey of fast exponentiation methods. J. Algorithms 27, 129-146.
55. Goubin, L., Patarin, J., 1999. DES and differential power analysis. In Workshop on Cryptographic Hardware and Embedded Systems-CHES 1999,. Ç. K. Koç and C. Paar, eds. Lecture Notes in Computer Science, vol. 1717. Springer-Verlag, Berlin, 158-172.
56. Guccione, S. A., Levi, D., Jbits: A Java-Based Interface to FPGA Hardware. Tech. rep., Xilinx Corporation, San Jose, CA, USA.
57. Gutmann, P., 1996. Secure deletion of data from magnetic and solid-state memory. In Sixth USENIX Security Symposium. 77-90.
58. Gutmann, P., 2001. Data remanence in semiconductor devices. In 10th USENIX Security Symposium. 39-54.
59. Haddad, S., Chang, C., Swaminathan, B., Lien, J., 1989. Degradations due to hole trapping in flash memory cells. IEEE Electron Dev. Lett. 10, 3 (Mar.), 117-119.
60. Hauser, J., Wawrzynek, J., 1997. Garp: A MIPS processor with reconfigurable coprocessor. In IEEE Symposium on FPGAs for Custom Computing Machines, K. Pocek and J. Arnold, eds. 12-21.
61. Jarvinen, K. U., Tommiska, M., Skyttaa, J., 2003. A fully pipelined memoryless 17.8 Gbps AES-128 ENCRYPTOR. IN 20033 ACM/SIGDA 11th International Symposium on Field programmable Gate Arrays-FPGA 2003. ACM Press, 207-215.
62. Kaps, J. P., 1998. High speed FPGA architectures for the Data Encryption Standard. M.S. thesis, ECE Department, Worcester Polytechnic Institute, Worcester, Massachusetts, USA.
63. Kaps, J. P., Paar, C., 1998. Fast DES implementation on FPGAs and its application to a universal key-search machine. In Fifth Annual Workshop on Selected Areas in Cryptography, Queen's University, Kingston, Ontario, Canada. S. Tavares and H. Meijer, eds. Lecture Notes in Computer Science, vol. 1556. Springer-Verlag, Berlin, Germany.
64. Kaps, J.-P., Paar, C., 1999. DES auf FPGAs (DES on FPGAs, in German). Datenschutz Datensicherheit 23, 10, 565-569. Invited contribution.
65. Kean, T., 2001. Secure configuration of field programmable gate arrays. In International Conference on Field-Programmable Logic and Applications 2001 (FPL 2001). Lecture Notes in Computer Science, vol. 2147. Springer-Verlag, Berlin, 142-151.
66. Kent, S., Atkinson, R., 1998. RFC 2401: Security Architecture for the Internet Protocol. Corporation for National Research Initiatives, Internet Engineering Task Force, Network Working Group, Reston, Virginia, USA.
67. Knuth, D. E., 1981. The Art of Computer Programming. vol. 2: Seminumerical Algorithms, 2nd ed. Addison-Wesley, Reading, Massachusetts, USA.
68. Koblitz, N., 1987. Elliptic curve cryptosystems. Math. Comput. 48, 203-209.
69. Kog, g. K., Hung, C. Y., 1991. Bit-level systolic arrays for modular multiplication. J. VLSI Signal Proces. 3, 3, 215-223.
70. Kog, g. K., Naccache, D., Paar, C., eds. 2001. Workshop on Cryptographic Hardware and Embedded Systems-CHES 2001. Lecture Notes in Computer Science, vol. 2162. Springer-Verlag, Berlin, Germany.
71. Kog, g. K., Paar, C., eds. 1999. Workshop on Cryptographic Hardware and Embedded Systems-CHES'99. Lecture Notes in Computer Science, vol. 1717. Springer-Verlag, Berlin, Germany.
72. Kog, g. K., Paar, C., eds. 2000. Workshop on Cryptographic Hardware and Embedded Systems-CHES 2000. Lecture Notes in Computer Science, vol. 1965. Springer-Verlag, Berlin, Germany.
73. Kocher, P., Jaffe, J., Jun, B., 1999. Differential power analysis. In Advances in Cryptology- CRYPTO'99, M. Wiener, ed. Lecture Notes in Computer Science, vol. 1666. Springer-Verlag, Berlin, 388-397.
74. Kommerling, O., Kuhn, M., 1999. Design principles for tamper-resistant smartcard processors. In USENIX Workshop on Smartcard Technology (Smartcard'99) 9-20.
75. Kornerup, P., 1994. A systolic, linear-array multiplier for a class of right-shift algorithms. IEEE Trans. Comput. 43, 8 (Aug.), 892-898.
76. Lai, X., Massey, J., 1990. A proposal for a new block encryption standard. In Advances in Cryptology-EUROCRYPT'90, I. B. Damgard, ed. Lecture Notes in Computer Science, vol. 473. Springer-Verlag, Berlin, Germany, 389-404.
77. Lai, X., Massey, J. L., 1991. Markov ciphers and differential cryptanalysis. In Advances in Cryptology-EUROCRYPT'91, D. W. Davies, ed. Lecture Notes in Computer Science, vol. 547. Springer-Verlag, Berlin, Germany, 17-38.
78. Lai, X., Massey, Y., Murphy, S., 1991. Markov ciphers and differential cryptoanalysis. In Advances in Cryptology-EUROCRYPT'91, D. W. Davies, ed. Lecture Notes in Computer Science, vol. 547. Springer-Verlag, Berlin, Germany.
79. Lenstra, A., Verheul, E., 2001. Selecting cryptographic key sizes. J. Cryptol. 14, 4, 255-293.
80. Leonard, J., Magione-Smith, W., 1997. A case study of partially evaluated hardware circuits: Keyspecific DES. In Field-Programmable Logic and Applications, 7th International Workshop, FPL'97, W. Luk, P. Cheung, and M. Glesner, eds. Springer-Verlag, London, UK.
81. Massey, J. L., Lai, X., 1992. Device for Converting a Digital Block and the use Thereof. European Patent, Patent Number 482154.
82. Mcloone, M., Mccanny, J., 2001. High performance single-chip FPGA rijndael algorithm. In Workshop on Cryptographic Hardware and Embedded Systems-CHES 2001, Ç. K. Koç, D. Naccache, and C. Paar, eds. Lecture Notes in Computer Science, vol. 2162. Springer-Verlag, Berlin, 65-76.
83. Menezes, A., Johnson, D., 1999. The elliptic curve digitial signature algorithm (ECDSA). Tech. rep. CORR 99-34, Department of C & O, University of Waterloo, Ontario, Canada.
84. Menezes, A. J., Vanoorschot, P. C., Vanstone, S. A., 1997. Handbook of Applied Cryptography. CRC Press, Boca Raton, Florida, USA.
85. Miller, V., 1986. Uses of elliptic curves in cryptography. In Advances in Cryptology-CRYPTO'85, H. C. Williams, ed. Lecture Notes in Computer Science, vol. 218. Springer-Verlag, Berlin, Germany, 417-426.
86. Montgomery, P. L., 1985. Modular multiplication without trial division. Math. Computat. 44, 170 (Apr.), 519-521.
87. Naccache, D., M'Raihi, D., 1996. Cryptographic smart cards. IEEE Micro 16, 3, 14-24.
88. Norris, M. J., Simmons, G. J., 1981. Algorithms for high-speed modular arithmetic. Congressus Numeratium 31, 153-163.
89. Omura, J. K., 1990. A public key cell design for smart card chips. In International Symposium on Information Theory and its Applications. 983-985.
90. Orlando, G., Paar, C., 2001. A scalable GF(p) elliptic curve processor architecture for programmable hardware. In Workshop on Cryptographic Hardware and Embedded Systems-CHES 2001, Ç. K. Koç, D. Naccache, and C. Paar, eds. Lecture Notes in Computer Science, vol. 2162. Springer-Verlag, Berlin, 348-363.
91. Ors, S., Oswald, E., and Preneel, B. 2003. Power-analysis attacks on an FPGA-First experimental results. In Workshop on Cryptographic Hardware and Embedded Systems-CHES 2003, C. Walter, Ç. K. Koç Paar, eds. Lecture Notes in Computer Science, vol. 2779. Springer Verlag, Berlin, 35-50.
92. Orup, H., 1995. Simplifying quotient determination in high-radix modular multiplication. In Proceedigns of the 12th IEEE Symposium on Computer Arithmetic (ARITH12). 193-199.
93. Orup, H., Kornerup, P., 1991. A high-radix hardware algorithm for calculating the exponential ME modulo N. In Proceedigns of the 10th IEEE Symposium on Computer Arithmetic (ARITH 10), P. Kornerup and D. W. Matula, eds. 51-56.
94. Papadas, C., Ghibaudo, G., Pananakakis, G., Riva, C., Ghezzi, P., Gounelle, C., Mortini, P., 1991. Retention characteristics of single-poly EEPROM cells. In European Symposium on Reliability of Electron Devices, Failure Physics and Analysis. 517.
95. Patterson, C., 2000a. A dynamic implementation of the serpent block cipher. In Workshop on Cryptographic Hardware and Embedded Systems-CHES 2000, Qetin K. KoQ and C. Paar, eds. Lecture Notes in Computer Science, vol. 1965. Springer-Verlag, Berlin, 142-156.
96. Patterson, C., 2000b. High Performance DES Encryption in Virtex FPGAs Using JBits. In IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2000), K. L. Pocek and J. M. Arnold, eds.
97. Preneel, B., Vanrompay, B., Ors, S., Biryukov, A., Granboulan, L., Dottax, E., Dichtl, M., Schafheutle, M., Serf, P., Pyka, S., Biham, E., Barkan, E., Dunkelman, O., Stolin, J., Ciet, M., Quisquater, J.-J., Sica, F., Raddum, H., and Parker, M. 2003. Performance of Optimized
98. Quisquater, J.-J., Couvreur, C., 1982. Fast decipherment algorithm for RSA public-key cryptosystem. Electron. Lett. 18, 905-907.
99. Quisquater, J.-J., Samyde, D., 2001. Electro magnetic analysis (EMA): Measures and countermeasures for smart cards. In International Conference on Research in Smart Cards, E-smart 2001, Cannes, France. 200-210.
100. Rashid, A., Leonard, J., Mangione-Smith, W., 1998. Dynamic circuit generation for solving specific problem instances of boolean satisfiability. in IEEE Symposium on FPGAs for Custom Computing Machines-FCCM'98, Napa Valley, California, USA. 196-205.
101. Riaz, M., Heys, H., 1999. The FPGA implementation of RC6 and CAST-256 encryption algorithms. in Proceedings: IEEE 1999 Canadian Conference on Electrical and Computer Engineering, Edmonton, Alberta, Canada.
102. Rivest, R. L., Shamir, A., Adleman, L., 1978. A method for obtaining digital signatures and public-key cryptosystems. Commun. ACM 21, 2 (Feb.), 120-126.
103. San, K., Kaya, C., Ma, T., 1995. Effects of erase source bias on flash EPROM device reliability. IEEE Trans. Electron Dev. 42, 1 (Jan.), 150-159.
104. Schaumont, P., Verbauwhede, I., Keutzer, K., Sarrafzadeh, M., 2001. A quick safari through the reconfiguration jungle. In Proceedings of the 38th Conference on Design Automation-DAC 2001. ACM Press, New York, NY, USA, 172-177.
105. Schneier, B., 1996. Applied Cryptography, 2nd ed. John Wiley & Sons Inc., New York, New York, USA.
106. Schroder, D., 1998. Semiconducor Material and Device Characterization, 2nd ed. John Wiley and Sons.
107. Sedlak, H., 1987. The RSA cryptography processor. In Advances in Cryptology-EUROCRYPT'87, D. Chaum and W. L. Price, eds. Lecture Notes in Computer Science, vol. 304. Springer-Verlag, Berlin, Germany, 95-105.
108. Shamir, A., 2000. Protecting smart cards form power analysis with detached power supplies. In Workshop on Cryptographic Hardware and Embedded Systems-CHES 2000,. Ç. K. Koç and C. Paar, eds. Lecture Notes in Computer Science, vol. 1965. Springer-Verlag, Berlin, 71-77.
109. Shand, M., Vuillemin, J., 1993. Fast implementations of RSA cryptography. In Proceedigns of the 11th IEEE Symposium on Computer Arithmetic (ARITH-11), E. Swartzlander, Jr., M. J. Irwin, and G. Jullien, eds. 252-259.
110. Shang, L., Kaviani, A., Bathala, K., 2002. Dynamic power consumption on the Virtex-II FPGA family. In 2002 ACM/SIGDA 10th International Symposium on Field Programmable Gate Arrays. ACM Press, 157-164.
111. Skorobogatov, S., and Erson, R., 2002. Optical fault induction attacks. In Workshop on Cryptographic Hardware and Embedded Systems-CHES 2002, B. S. Kaliski, Jr.,. K. Ko, and C. Paar, eds. Lecture Notes in Computer Science, vol. 2523. Springer-Verlag, Berlin, 2-12.
112. Soden, J., and Erson, R., 1993. IC failure analysis: techniques and tools for quality and reliability improvement. Proc. IEEE 81, 5 (May), 703-715.
113. Standaert, F.-X., Rouvroy, G., Quisquater, J.-J., Legat, J.-D., 2003a. A methodology to implement block ciphers in reconfigurable hardware and its application to fast and compact AES RIJNDAEL. In 2003 ACM/SIGDA 11th International Symposium on Field programmable gate arrays-FPGA 2003. ACM Press, 216-224.
114. Standaert, F.-X., Rouvroy, G., Quisquater, J.-J., Legat, J.-D., 2003b. Efficient implementation of rijndael encryption in reconfigurable hardware: Improvements and design tradeoffs. In Workshop on Cryptographic Hardware and Embedded Systems-CHES 2003, C. Walter,. Ç. K. Koç, and C. Paar, eds. Lecture Notes in Computer Science, vol. 2779. Springer-Verlag, Berlin, 334-350.
115. Standaert, F.-X., Vanoldeneel, TOT, Oldenzeel, L., Samyde, D., Quisquater, J.-J., 2003. Power analysis of FPGAs: How practical is the attack. In 13th International Conference on Field Programmable Logic and Applications-FPL 2003, P. Cheung, G. Constantinides, and J. de Sousa, eds. Lecture Notes in Computer Science, vol. 2778. Springer-Verlag, Berlin.
116. Tao, J., Cheung, N., Ho, C., 1993. Metal electromigration damage healing under bidirectional current stress. IEEE Trans. Elecron Dev. 14, 12 (Dec.), 554-556.
117. Taylor, R., Goldstein, S., 1999. A high-performance flexible architecture for cryptography. In Workshop on Cryptographic Hardware and Embedded Systems-CHES'99, Q. KoQ and C. Paar, eds. Lecture Notes in Computer Science, vol. 1717. Springer-Verlag, Berlin, Worcester, Massachusetts, USA, 231-245.
118. Tessier, R., Burleson, W., 2000. Reconfigurable computing for digital signal processing: A survey. J. VLSI Signal Process. 28, 1 (June), 7-27.
119. Thomas, S., Anthony, D., Berson, T., Gong, G., 2003. The W7 Stream Cipher Algorithm.
120. Trimberger, S., Pang, R., Singh, A., 2000. A 12 Gbps DES encryptor/decryptor core in an FPGA. In Workshop on Cryptographic Hardware and Embedded Systems-CHES 2000, Q. K. KoQ and C. Paar, eds. Lecture Notes in Computer Science, vol. 1965. Springer-Verlag, Berlin, Worcester, Massachusetts, USA, 157-163.
121. Department, U.S., OF Commerce/National Institute Of Standard and Technology. 2000. FIPS 1862, Digital Signature Standard (DSS). U.S. Department of Commerce/National Institute of Standard and Technology.
122. Department, U.S., OF Commerce/National Institute Of Standard and Technology. 2001. FIPS PUB 197, Specification for the Advanced Encryption Standard (AES). Department, U.S., OF Commerce/National Institute Of Standard and Technology.
123. Department, U.S., of Commerce/National Institute Of Standards and Technology. 1999. NIST FIPS PUB 46-3, Data Encryption Standard (DES). U.S. Department of Commerce/National Institute of Standards and Technology.
124. J., Koomen, J., 1990. Relation between the hot carrier lifetime of transistors and CMOS SRAM products. In International Reliability Physics Symposium (IRPS 1990). 178.
125. Vuillemin, J. E., Bertin, P., Roncin, D., Shand, M., Touati, H. H., Boucard, P., 1996. Programmable active memories: Reconfigurable systems come of age. IEEE Trans. VLSI Syst. 4, 1 (Mar.), 56-69.
126. Walter, C. D., 1991. Faster modular multiplication by operand scaling. In Advances in Cryptology-CRYPTO'91, J. Feigenbaum, ed. Lecture Notes in Computer Science, vol. 576. Springer-Verlag, Berlin, 313-323.
127. Weaver, N., Wawrzynek, J., 2000. A comparison of the AES candidates amenability to FPGA implemenation. In The Third Advanced Encryption Standard Candidate Conference. National Institute of Standards and Technology, New York, New York, USA, 28-39.
128. Wilcox, D. C., Pierson, L., Robertson, P., Witzke, E., Gass, K., 1999. A DES ASIC suitable for network encryption at 10 Gbps and beyond. In Workshop on Cryptographic Hardware and Embedded Systems-CHES'99, Q. KoQ and C. Paar, eds. Lecture Notes in Computer Science, vol. 1717. Springer-Verlag, Berlin, Worcester, Massachusetts, USA, 37-48.
129. Williams, T., Kapur, R., Mercer, M., Dennard, R., Maly, W., 1996. IDDQ testing for high performance CMOS-The next ten years. In IEEE European Design and Test Conference (ED&TC'96). 578-583.
130. Wollinger, T., Wang, M., Guajardo, J., Paar, C., 2000. How well are high-end DSPs suited for the AES algorithms? In The Third Advanced Encryption Standard Candidate Conference. National Institute of Standards and Technology, New York, New York, USA, 94-105.
131. Wong, S., Vassiliadis, S., Cotofana, S., 2002. Future directions of (pprogrammable and reconfigurable) embedded processors. In Embedded Processor Design Challenges, Workshop on Systems, Architectures, Modeling, and Simulation-SAMOS 2002.
132. Wu, H., 1999. Low complexity bit-parallel finite field arithmetic using polynomial basis. In Workshop on Cryptographic Hardware and Embedded Systems-CHES 1999,. Ç. K. Koç and C. Paar, eds. Lecture Notes in Computer Science, vol. 1717. Springer-Verlag, Berlin, 280-291.
133. Xilinx Inc, Using Bitstream Encryption. Handbook of the Virtex II Platform.
134. Xilinx, INC., 1999. XC4000E and XC4000X Series Field Programmable Gate Arrays, Version 1.6. Xilinx Inc., San Jose, California, USA.
135. Xilinx Inc. 2001. Virtex 2.5V Field Programmable Gate Arrays, Version 2.5. Xilinx Inc., San Jose, California, USA.
136. Xilinx Inc., 2002. Virtex-II Platforn FPGA Data Sheet. Xilinx Inc.
137. Xilinx Inc., 2003. Virtex-II Pro Platform FPGAs: Introduction and Overview, Version 2.4. Xilinx Inc.
138. Yip, K.-W., Ng, T.-S., 2000. Partial-encryption technique for intellectual property protection of FPGA-based products. IEEE Trans. Consumer Electron. 46, 1, 183-190.