Design principles for tamper-resistant smartcard processors

Proceedings of the 1st Workshop on Smartcard Technology, Smartcard 1999

Volumn , Issue , 1999, Pages

  Kömmerling, Oliver ^a   Kuhn, Markus G ^b  

^a Advanced Digital Security Research   (Germany)

^b UNIVERSITY OF CAMBRIDGE   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUIT DESIGN; ION BEAMS; SIDE CHANNEL ATTACK;

CONDITIONAL ACCESS SYSTEMS; DESIGN PRINCIPLES; GLITCH ATTACKS; LASER CUTTING; LOW COSTS; POWER ANALYSIS; PROTECTION CONCEPTS; TAMPER RESISTANT;

SMART CARDS;

EID: 85093467807     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (19)

1. FIPS PUB 140-1: Security Requirements for Cryptographic Modules. National Institute of Standards and Technology, U.S. Department of Commerce, 11 January 1994.
2. F. Beck: Integrated Circuit Failure Analysis - A Guide to Preparation Techniques. John Wiley & Sons, 1998.
3. T.W. Lee, S.V. Pabbisetty (eds.): Microelectronic Failure Analysis, Desk Reference. 3rd edition, ASM International, Ohio, 1993, ISBN 0-87170-479-X.
4. N.H.E. Weste, K. Eshraghian: Principles of CMOS VLSI Design. Addison-Wesley, 1993.
5. S.-M. Kang, Y. Leblebici: CMOS Digital Integrated Circuits: Analysis and Design. McGrawHill, 1996.
6. J. Carter: Microprocessor Architecture and Microprogramming - A State-Machine Approach. Prentice-Hall, 1996.
7. S.M. Sze: Semiconductor Devices - Physics and Technology. John Wiley & Sons, 1985.
8. T.R. Corle, G.S. Kino: Confocal Scanning Optical Microscopy and Related Imaging Systems. Academic Press, 1996.
9. S. Blythe, et al.: Layout Reconstruction of Complex Silicon Chips. IEEE Journal of Solid-State Circuits, 28(2):138-145, February 1993.
10. D.P. Maher: Fault Induction Attacks, Tamper Resistance, and Hostile Reverse Engineering in Perspective. In R. Hirschfeld (ed.): Financial Cryptography, FC'97, Proceedings, LNCS 1318, pp. 109-121, Springer-Verlag, 1997.
11. R.J. Anderson, M.G. Kuhn: Low Cost Attacks on Tamper Resistant Devices. In M. Lomas, et al. (eds.), Security Protocols, 5th International Workshop, LNCS 1361, pp. 125-136, Springer-Verlag, 1997
12. R.J. Anderson, M.G. Kuhn: Tamper Resistance - a Cautionary Note. In The Second USENIX Workshop on Electronic Commerce Proceedings, pp. 1-11, Oakland, California, 18-21 November 1996.
13. J.H. Daniel, D.F. Moore, J.F. Walker: Focused Ion Beams for Microfabrication. Engineering Science and Education Journal, pp. 53-56, April 1998.
14. H. P. Feuerbaum: Electron Beam Testing: Methods and Applications. Scanning, 5(1):14-24, 1982.
15. H.J.M. Veendrick: Short-Circuit Dissipation of Static CMOS Circuitry and Its Impact on the Design of Buffer Circuits. IEEE Journal of Solid-State Circuits, 19(4):468-473, August 1984.
16. D. Boneh, R.A. DeMillo, R.J. Lipton: On the Importance of Checking Cryptographic Protocols for Faults. In Advances in Cryptology - EUROCRYPT'97, LNCS 1233, pp. 37-51, Springer-Verlag, 1997.
17. F. Bao, et al.: Breaking Public Key Cryptosystems on Tamper Resistant Devices in the Presence of Transient Faults. In M. Lomas, et al. (eds.), Security Protocols, 5th International Workshop, LNCS 1361, pp. 115-124, Springer-Verlag, 1997.
18. M. Joye, J.-J. Quisquater, F. Bao, R. H. Deng: RSA-type Signatures in the Presence of Transient Faults. In Cryptography and Coding, LNCS 1355, pp. 155-160, Springer-Verlag, 1997.
19. S.W. Moore: Multithreaded Processor Design. Kluwer Academic Publishers, 1996.