Reconfigurable computing systems

Proceedings of the IEEE

Volumn 90, Issue 7, 2002, Pages 1201-1217

  Bondalapati, Kiran ^a,b,c,d,e   Prasanna, Viktor K ^a,b,f,g  

^a IEEE   (United States)

^b University of Southern California ^*  (United States)

^c ADVANCED MICRO DEVICES   (United States)

^d Eta Kappa Nu   (United States)

^e Upsilon Pi Epsilon   (United States)

^f Upsilon Pi Epsilon ^*  (United States)

^g USC   (United States)

Author keywords

Algorithms; Computer vision; Modeling; Reconfigurable architectures

Indexed keywords

ALGORITHMS; COMPUTATION THEORY; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER SIMULATION; COMPUTER VISION; DATA FLOW ANALYSIS; IMAGE ANALYSIS; INFORMATION THEORY; MAPPING;

COMMUNICATION STRUCTURES; DATA DEPENDENCIES; RECONFIGURABLE ARCHITECTURES;

COMPUTER SYSTEMS;

EID: 0141942838     PISSN: 00189219     EISSN: None     Source Type: Journal    
DOI: 10.1109/JPROC.2002.801446     Document Type: Article

References (70)

1. J. Rose, A. El Gamal, and A. Sangiovanni-Vincentelli, "Architecture of field programmable gate arrays," Proc. IEEE, vol. 81, pp. 1013-1029, July 1993.
2. Semiconductor Industry Association [Online]. Available: http://www.semichips.org
3. K. Bondalapati, "Modeling and mapping for dynamically reconfigurable hybrid architectures," Ph.D. dissertation, Univ. Southern California, Los Angeles, May 2001.
4. K. Bondalapati and V. K. Prasanna, "Reconfigurable computing: Architectures, models and algorithms," Current Sci., vol. 78, no. 7, pp. 828-837, Apr. 2000.
5. S. Hauck, "The roles of FPGA's in programmable systems," Proc. IEEE, vol. 86, pp. 615-638, Apr. 1998.
6. P. Schaumont, I. Verbauwhede, K. Kuetzer, and M. Sarrafzadeh, "A quick safari through the reconfiguration jungle," in 38th Design Automation Conf., June 2001, pp. 172-177.
7. P. Master and K. Lane, "Powering up 3G handsets for MPEG-4 video," Communication Systems Design, Jan. 2001.
8. D. A. Buell, J. M. Arnold, and W. J. Kleinfelder, Splash 2: FPGA's in a Custom Computing Machine. Los Alamitos, CA: IEEE Computer Soc. Press, 1996.
9. P. Athanas and H. F. Silverman, "Processor reconfiguration through instruction-set metamorphosis," IEEE Computer, vol. 26, pp. 11-18, Mar. 1993.
10. J. Hauser and J. Wawrzynek, "Garp: A MIPS processor with a reconfigurable coprocessor," in IEEE Symp. FPGA's for Custom Computing Machines, Apr. 1997, pp. 12-21.
11. Chameleon Systems [Online]. Available: http://www.chameleonsystems.com/
12. A. DeHon, "Reconfigurable architectures for general purpose computing," Ph.D. dissertation, Massachusetts Inst. of Technol., Cambridge, Sept. 1996.
13. S. M. Scalera and J. R. Vázquez, "The design and implementation of a context switching FPGA," in IEEE Symp. Field-Programmable Custom Computing Machines, Apr. 1998, pp. 78-85.
14. R. P. Sidhu, A. Mei, and V. K. Prasanna, "Genetic programming using self-reconfigurable FPGAs," in Int. Workshop on Field Programmable Logic and Applications, Sept. 1999, pp. 301-312.
15. XC6200 Field Programmable Gate Arrays, 1996.
16. Virtex Series FPGAs [Online]. Available: www.xilinx.com
17. S. Brown and J. Rose, "FPGA and CPLD architectures: A tutorial," in Proc. IEEE Design & Test of Computers, vol. 13, Feb. 1996, pp. 42-57.
18. J. Vuillemin, P. Bertin, D. Roncin, M. Shand, H. Touati, and P. Boucard, "Programmable active memories: Reconfigurable systems come of age," IEEE Trans. VLSI Syst., vol. 4, pp. 56-69, Mar. 1996.
19. R. Amerson, R. J. Carter, W. B. Culbertson, P. Kuekes, and G. Snider, "Teramac - Configurable custom computing," in IEEE Symp. FPGA's for Custom Computing Machines, Apr. 1995, pp. 32-38.
20. Annapolis Microsystems [Online]. Available: http://www.annap-micro.com/
21. R. Tessier, J. Babb, and A. Agarwal, "Virtual wires: Overcoming pin limitations in FPGA-based logic emulators," in IEEE Workshop on FPGA's for Custom Computing Machines, Apr. 1993, pp. 142-151.
22. Triscend Corporation [Online]. Available: http://www.triscend.com/
23. Xilinx Platform FPGAs [Online]. Available: www.xilinx.com
24. Altera Nios Soft Core Embedded Processor [Online]. Available: http://www.altera.com/html/products/nios.html
25. C. Wang, P. B. Bhat, and V. K. Prasanna, "High performance computing for vision," Proc. IEEE, vol. 84, pp. 931-946, July 1996.
26. V. K. P. Kumar, Ed., Parallel Algorithms and Architectures for Image Understanding. New York: Academic, 1991.
27. Vision Chips [Online]. Available: http://www.pcmp.caltech.edu/ visionchips/
28. P. Athanas and A. Abbott, "Real-time image processing on a custom computing platform," IEEE Computer, pp. 16-24, Feb. 1995.
29. S. Choi and V. K. Prasanna, "Configurable hardware for symbolic search operations," in Int. Conf. Parallel and Distributed Systems, Dec. 1997, pp. 122-131.
30. A. Dandalis and V. K. Prasanna, "Fast parallel implementation of DFT using configurable devices," in 7th Int. Workshop on Field-Programmable Logic and Applications, Sept. 1997, pp. 314-323.
31. R. J. Petersen and B. Hutchings, "An assessment of the suitability of FPGA-based systems for use in digital signal processing," in 5th Int. Workshop on Field-Programmable Logic and Applications, 1995, pp. 293-302.
32. A. Rashid, J. Leonard, and W. H. Mangione-Smith, "Dynamic circuit generation for solving specific problem instances of Boolean satisfiability," in IEEE Symp. FPGA's for Custom Computing Machines, Apr. 1998, pp. 196-204.
33. N. Shirazi, P. M. Athanas, and A. L. Abbott, "Implementation of a 2-D fast Fourier transform on an FPGA-based custom computing machine," in Int. Workshop on Field-Programmable Logic and Applications, 1995, pp. 282-292.
34. J. Woodfill and B. Von Herzen, "Real-time stereo vision on the PARTS reconfigurable computer," in IEEE Symp. FPGA's for Custom Computing Machines, Apr. 1997, pp. 242-250.
35. K. Bondalapati, "Parallelization of DSP nested loops on reconfigurable architectures using data context switching," in Design Automation Conf, DAC, June 2001, pp. 273-276.
36. Y. Chung, S. Choi, and V. K. Prasanna, "Parallel object recognition on FPGA based configurable platform," in Int. Workshop on Computer Aided Machine Perception, Oct. 1997.
37. J. Bins, B. A. Draper, W. A. P. Bohm, and W. Najjar, "Precision vs. error in JPEG compression," presented at the Proc. SPIE, Parallel and Distributed Methods for Image Processing III, July 1999.
38. K. Bondalapati and V. K. Prasanna, "Dynamic precision management for loop computations on reconfigurable architectures," in IEEE Symp. FPGA's for Custom Computing Machines, Apr. 1999, pp. 249-258.
39. The Fastest FFT in the West [Online]. Available: http://www.xilinx.com/ apps/displit.htm
40. D. Levi and S. Guccione, "Run-time parameterizable cores," in ACM Int. Symp. Field Programmable Gate Arrays, Feb. 1999, pp. 215-222.
41. A Fast Constant Coefficient Multiplier for the XC6200. Xilinx Application Notes.
42. R. Bittner and P. Athanas, "Wormhole run-time reconfiguration," in ACM Int. Symp. Field Programmable Gate Arrays, Feb. 1997, pp. 79-85.
43. S. Cadambi, J. Weener, S. C. Goldstein, H. Schmit, and D. E. Thomas, "Managing pipeline-reconfigurable FPGAs," in Proc. ACM/SIGDA 6th Int. Symp. Field Programmable Gate Arrays, Feb. 1998, pp. 55-64.
44. C. Ebeling, D. C. Cronquist, and P. Franklin, "RaPiD - Reconfigurable pipelined datapath," in 6th Int. Workshop on Field-Programmable Logic and Applications, 1996, pp. 55-64.
45. R. Kress, R. W. Hartenstein, and U. Nageldinger, "An operating system for custom computing machines based on the xputer paradigm," in 7th Int. Workshop on Field-Programmable Logic and Applications, Sept. 1997, pp. 304-313.
46. E. Waingold, M. Taylor, D. Srikrishna, V. Sarkar, W. Lee, V. Lee, J. Kim, M. Frank, P. Finch, R. Barua, J. Babb, S. Amarasinghe, and A. Agarwal, "Baring it all to software: Raw machines," IEEE Computer, pp. 86-93, Sept. 1997.
47. G. Brebner, "A virtual hardware operating system for the Xilinx XC6200," in Int. Workshop on Field-Programmable Logic and Applications, Sept. 1996, pp. 327-336.
48. R. Miller, V. K. Prasanna Kumar, D. I. Reisis, and Q. F. Stout, "Parallel computations on reconfigurable meshes," IEEE Trans. Comput., vol. 42, pp. 678-692, July 1993.
49. MAARC Homepage [Online]. Available: http://maarc.usc.edu
50. MAARCII Homepage [Online]. Available: http://maarcII.usc.edu
51. P. Zhong, M. Martonosi, P. Ashar, and S. Malik, "Solving Boolean satisfiability with dynamic hardware configurations," in Int. Workshop on Field Programmable Logic, Sept. 1998, pp. 326-335.
52. J. Babb, M. Frank, and A. Agarwal, "Solving graph problems with dynamic computation structures," in SPIE Photonics East: Reconfigurable Technology for Rapid Product Development and Computing, Nov. 1996.
53. K. Bondalapati and V. K. Prasanna, "Mapping loops onto reconfigurable architectures," in 8th Int. Workshop on Field-Programmable Logic and Applications, Sept. 1998, pp. 268-277.
54. _, "Loop pipelining and optimization for reconfigurable architectures," in Reconfigurable Architectures Workshop (RAW'2000), May 2000.
55. T. J. Callahan and J. Wawrzynek, "Instruction-level parallelism for reconfigurable computing," in Int. Workshop on Field Programmable Logic, Sept. 1998, pp. 248-257.
56. D. Chang and M. Marek-Sadowska, "Partitioning sequential circuits on dynamically reconfigurable FPGAs," IEEE Trans. Comput., vol. 48, pp. 565-578, June 1999.
57. A. Dandalis, A. Mei, and V. K. Prasanna, "Domain specific mapping for solving graph problems on reconfigurable devices," in Reconfigurable Architectures Workshop, Apr. 1999, pp. 652-660.
58. A. Lawrence, A. Kay, W. Luk, T. Nomura, and I. Page, "Using reconfigurable hardware to speed up product development and performance," in 5th Int. Workshop on Field-Programmable Logic and Applications, 1995, pp. 111-118.
59. W. Luk, N. Shirazi, S. R. Guo, and P. Y. K. Cheung, "Pipeline morphing and virtual pipelines," in 7th Int. Workshop on Field-Programmable Logic and Applications, Sept. 1997, pp. 111-120.
60. R. Payne, "Run-time parameterised circuits for the Xilinx XC6200," in 7th Int. Workshop on Field-Programmable Logic and Applications, Sept. 1997, pp. 161-172.
61. K. M. G. Purna and D. Bhatia, "Temporal partitioning and scheduling data flow graphs for reconfigurable computers," IEEE Trans. Comput., vol. 48, pp. 579-590, June 1999.
62. R. Subramanian, N. Ramasubramanian, and S. Pande, "Automatic analysis of loops to exploit operator parallelism on reconfigurable systems," in Languages and Compilers for Parallel Computing, Aug. 1998, pp. 305-322.
63. M. Weinhardt, "Compilation and pipeline synthesis for reconfigurable architectures," in Reconfigurable Architectures Workshop (RAW'97), Apr. 1997.
64. M. J. Wirthlin and B. L. Hutchings, "Improving functional density through run-time constant propagation," in ACM Int. Symp. Field Programmable Gate Arrays, Feb. 1997, pp. 86-92.
65. P. Bellows and B. Hutchings, "JHDL - An HDL for reconfigurable systems," in IEEE Symp. Field-Programmable Custom Computing Machines, Apr. 1998, pp. 175-184.
66. K. Bondalapati, P. Diniz, P. Duncan, J. Granacki, M. Hall, R. Jain, and H. Ziegler, "DEFACTO: A design environment for adaptive computing technology," in Reconfigurable Architectures Workshop (RAW'99), Apr. 1999, pp. 570-578.
67. K. Bondalapati and V. K. Prasanna, "DRIVE: An interpretive simulation and visualization environment for dynamically reconfigurable systems," in Int. Workshop on Field-Programmable Logic and Applications, Sept. 1999, pp. 31-40.
68. M. Donlin, "Programmable logic and synthesis strive to get in sync," Computer Design, Aug. 1996.
69. M. B. Gokhale and A. Marks, "Automatic synthesis of parallel programs targeted to dynamically reconfigurable logic arrays," in Proc. 1995 Int. Workshop on Field-Programmable Logic and Applications, Oxford, England, Sept. 1995, pp. 399-408.
70. P. Lysaght and J. Stockwood, "A simulation tool for dynamically reconfigurable FPGAs," IEEE Trans. VLSI Syst., pp. 381-390, Sept. 1996.