Dynamic circuit generation for solving specific problem instances of Boolean satisfiability

Proceedings - IEEE Symposium on FPGAs for Custom Computing Machines, FCCM 1998

Volumn 1998-April, Issue , 1998, Pages 1-9

  Rashid, A ^a   Leonard, J ^a   Mangione Smith, W H ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; COMPUTERS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); FORMAL LOGIC; TIMING CIRCUITS;

BOOLEAN SATISFIABILITY; CONFIGURABLE COMPUTING; DYNAMIC CIRCUITS; EXECUTION COSTS; EXECUTION TIME; PROGRAMMABLE HARDWARE; SPECIFIC PROBLEMS; SYSTEM EVALUATION;

PROBLEM SOLVING;

EID: 85049223861     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPGA.1998.707897     Document Type: Conference Paper

References (22)

1. M. R. Garey and D. S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness: W. H. Freeman and Company, 1979.
2. T. Larrabee, "Test Pattern Generation Using Boolean Satisfiability," IEEE Transactions on Computer-Aided Design, vol. 11, pp. 4-15, 1993.
3. S. A. Cook, "The Complexity of Theorem-Proving Procedures," ACM Symposium on Theory of Computing, 1971.
4. M. Davis and H. Putnam, "A Computing Procedure for Quantification Theory," Journal of the ACM, vol. 7, pp. 201-215, 1960.
5. P. Goel, "An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits," IEEE Transactions on Computers, vol. C30, pp. 215-222, 1981.
6. J. Babb, M. Frank, and A. Agarwal, "Solving Graph Problems with Dynamic Computation Structures," SPIE '96: High-Speed Computing, Digital Signal Processing, and Filtering Using Reconfigurable Logic, 1996.
7. J. Cong and J. Peck, "On Acceleration of the Check Tautology Logic Synthesis Algorithm using an FPGAbased Reconfigurable Coprocessor," Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, Napa, CA, 1997.
8. P. Zhong, M. Martonosi, and S. Malik, "Implementing Boolean Satisfiability in Configurable Hardware," International Workshop on Logic Synthesis, 1997.
9. T. Suyama, M. Yokoo, and H. Sawada, "Solving Satisfiability Problems on FPGAs," 6'th International Workshop on Field-Programmable Logic and Applications, 1996.
10. M. Abramovici and D. Saab, "Satisfiability on Reconfigurable Hardware," 7'th International Workshop on Field Programmable Logic and Applications, London, England, 1997.
11. M. Shand, "A Case Study in Algorithm Implementation in Reconfigurable Hardware and Software," Field- Programmable Logic and Applications, London, England, 1997.
12. R. J. Petersen and B. L. Hutchings, "An Assessment of the Suitability of FPGA-Based Systems for Use in Digital Signal Processing," in Field-Programmable Logic and Applications, W. M. a. W. Luk, Ed. Oxford, England: Springer, 1995, pp. 293-302.
13. S. Singh, J. Hogg, and D. McAuley, "Expressing Dynamic Reconfiguration by Partial Evaluation," Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, Napa, CA, 1996.
14. J. Leonard and W. H. Mangione-Smith, "A Case Study of Partially Evaluated Hardware Circuits: Key-Specific DES," Proc. of Field-Programmable Logic and Applications, London, England, 1997.
15. M. J. Wirthlin and B. L. Hutchings, "Improving Functional Density Through Run-Time Constant Propagation," Proc. of Field Programmable Gate Arrays, Monterey, CA, 1997.
16. J. Villasenor, B. Schoner, K.-N. Chia, C. Zapata, H. J. Kim, C. Jones, S. Lansing, and B. Mangione-Smith, "Configurable Computing Solutions for Automatic Target Recognition," in Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, J. Arnold and K. L. Pocek, Eds. Napa, CA, 1996, pp. 70-79.
17. B. Kernighan and S. Lin, "An Efficient Heuristic Procedure for Partitioning Graphs," Bell Systems Technical Journal, vol. 49, pp. 291-307, 1970.
18. M. Sarrafzadeh and C. K. Wong, "The Top-Down Approach: Placement," in An Introduction to VLSI Physical Design, McGraw-Hill Series in Computer Science, E. M. Munson, Ed.: McGraw-Hill, 1996.
19. I. Lin and D. H. C. Du, "Performance-Driven Constructive Placement," Design Automation Conference, 1990.
20. E. Lechner and S. A. Guccione, "The Java Environment for Reconfigurable Computing," Field-Programmable Logic and Applications, London, England, 1997.
21. P. E. P. Group, "PREP Benchmark Suite #1, Version 1.3," Los Altos, CA 1994.
22. J. Silva and K. Sakallah, "GRASP - A New Search Algorithm for Satisfiability," IEEE ACM International Conference on CAD-96, 1996.