Programmable active memories: Reconfigurable systems come of age

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 4, Issue 1, 1996, Pages 56-69

  Vuillemin, Jean E ^a   Bertin, Patrice ^b   Roncin, Didier ^a   Shand, Mark ^a   Touati, Hervé H ^a   Boucard, Philippe ^a  

^a HEWLETT PACKARD COMPANY   (United States)

^b INRIA ROCQUENCOURT   (France)

Author keywords

Field programmable gate array; FPGA; PAM; Programmable active memory; Reconfigurable system

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER CONTROL SYSTEMS; COMPUTER HARDWARE; COMPUTER PROGRAMMING; COMPUTER SOFTWARE; CRYPTOGRAPHY; DIGITAL ARITHMETIC; ERROR CORRECTION; INTEGRATED CIRCUIT LAYOUT; LOGIC GATES; MICROCOMPUTERS; SUPERCOMPUTERS;

FIELD PROGRAMMABLE GATE ARRAY; MASSIVELY PARALLEL MACHINES; PROGRAMMABLE ACTIVE MEMORIES; RECONFIGURABLE HARDWARE COPROCESSOR; VIRTUAL MACHINE;

VIRTUAL STORAGE;

EID: 0030104367     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.486081     Document Type: Article

References (52)

1. W. S. Carter, K. Duong, R. H. Freeman, H. C. Hsieh, J. Y. Ja, J. E. Mahoney, L. T. Ngo, and S. L. Sze, "A user programmable reconfigurable logic array," in IEEE 1986 Custom Integr. Circuits Conf., 1986, pp. 233-235.
2. Xilinx, Inc., The Programmable Gate Array Data Book, Xilinx, 2100 Logic Drive, San Jose, CA, 1993.
3. D. D. Hill, B. K. Britton, B. Oswald, N. S. Woo, S. Singh, T. Poon, and B. Krambeck, "A new architecture for high-performance FPGAs," Field Programmable Gate Arrays: Architecture and Tools for Rapid Prototyping, in Lecture Notes in Computer Science, Nr. 705, H. Gruenbacher and R. W. Hartenstein, Eds. New York: Springer-Verlag, 1993.
4. Algotronix Ltd., The Configurable Logic Data Book. Edinburgh, England: 1990.
5. Concurrent Logic, Inc., Cli6000 Series Field-Programmable Gate Arrays, Concurrent Logic Inc., 1270 Oakmead Parkway, Sunnyvale, CA, 1992.
6. GEC Plessey Semiconductors, ERA60100 Electrically Reconfigurable Array Data Sheet, GEC Plessey Semiconductors Ltd., Swindon, Wiltshire SN2 2QW, UK, 1991.
7. J. E. Vuillemin, "On computing power," Programming Languages and System Architectures, in Lecture Notes in Computer Science Nr. 782, J. Gutknecht, Ed. Springer-Verlag, 1994, pp. 69-86.
8. Digital Equipment Corp., TURBOchannel Hardware Specification, DEC document EK-369AA-OD-007B, 1991.
9. P. Bertin, D. Roncin, and J. Vuillemin, "Introduction to programmable active memories," in Systolic Array Processors, J. McCanny, J. McWhirter, and E. Swartzlander, Jr., Eds. Englewood Cliffs, NJ: Prentice-Hall, 1989, pp. 301-309.
10. T. Kean and I. Buchanan, "The use of FPGA's in a novel computing subsystem," 1st International ACM Workshop on Field-Programmable Gate Arrays, pp. 60-66, Berkeley, CA, USA, 1992.
11. B. Heeb and C. Pfister, "Chameleon, A workstation of a different color," Field Programmable Gate Arrays: Architecture and Tools for Rapid Prototyping, Lecture Notes in Computer Science Nr. 705, H. Gruenbacher and R. W. Hartenstein, Eds. New York: Springer-Verlag, 1993.
12. J. Arnold, D. Buell, and E. Davis, "Splash II," in 4th ACM Symp. Parallel Algorithms and Architectures, San Diego, CA, 1992, pp. 316-322.
13. F. Klefenz, K. H. Noffz, R. Zoz, and R. Maenner, "ENABLE - A systolic 2nd-level trigger processor for track finding and e/pi discrimination for ATLAS/LHC," in Proc. IEEE Nucl. Sci. Symp., San Francisco, CA, 1993, pp. 62-64.
14. Quickturn Systems, Inc., RPM Emulation System Data Sheet, Quickturn Syst., Inc., Mountain View, CA 94043, USA, 1991.
15. Compugen, The Bioccelerator, product brief, Compugen Ltd., Rosh-Ha'ayin, 40800 Israel, 1993.
16. P. Bertin, Mémoires actives programmables: conception, réalisation et programmation, Thèse de Doctorat, Univ. Paris 7, Paris, France, 1993.
17. D. D. Gajski, Ed., Silicon Compilation. Reading, MA: Addison-Wesley, 1988.
18. M. Shand, P. Bertin and J. Vuillemin, "Hardware speedups in long integer multiplication," Computer Architecture News, vol. 19(1), pp. 106-114, 1991.
19. R. F. Lyon, "Two's complement pipeline multipliers," IEEE Trans. Commun., vol. COM-24, pp. 418-425, 1976.
20. B. Serpette, J. Vuillemin, and J. C. Hervé, BigNum: A Portable Efficient Package for Arbitrary-Precision Arithmetic, Digital Equipment Corp., Paris Res. Lab., PRL Rep. 2, France, 1989.
21. D. A. Buell and R. L. Ward, "A multiprecise integer arithmetic package," in The Journal of Supercomputing. Boston, MA: Kluwer-Academic, 1989, vol. 3, pp. 89-107.
22. M. E. Louie and M. D. Ercegovac, "A variable precision multiplier for field-programmable gate arrays," in 2nd Int. ACM/SIGDA Workshop Field-Programmable Gate Arrays, Berkeley, CA, Feb. 1994.
23. R. L. Rivest, A. Shamir, and L. Adleman, "A method for obtaining digital signatures and public-key cryptosystems," Commun. ACM, vol. 21, no. 2, pp. 120-126, 1978.
24. E. F. Brickell, "A survey of hardware implementations of RSA," in Crypto '89,
25. also in Lecture Notes in Computer Science Nr. 435. New York: Springer-Verlag, 1990, pp. 368-370.
26. M. Shand and J. Vuillemin, "Fast implementation of RSA cryptography," in 11th IEEE Symp. Comput. Arithmetic, Windsor, Ontario, Canada, pp. 252-259, 1993.
27. D. P. Lopresti, "P-NAC: a systolic array for comparing nucleic acid sequences," Computer, vol. 20(7), pp. 98-99, 1987.
28. R. P. Feynman, R. B. Leighton, and M. Sands, The Feynman Lectures on Physics. Reading, PA: Addison-Wesley, 1963, 3 vols.
29. R. Dautray and J. L. Lions, Mathematical Analysis and Numerical Methods for Sciences and Technology. New York: Springer-Verlag, 1990, 9 vols.
30. J. E. Vuillemin, "Contribution à la résolution numérique des équations de Laplace et de la chaleur," in Mathematical Modeling and Numerical Analysis, AFCET Gauthier-Villars, RAIRO, vol. 27, no. 5, pp. 591-611, 1993.
31. O. A. McBryan, "Connection Machine application performance," Scientific Applications of the Connection Machine, World Scientific, pp. 94-114, 1989.
32. O. A. McBryan, P. O. Frederickson, J. Linden, A. Schüller, K. Solchenbach, K. Stüben, C-A. Thole, and U. Trottenberg, "Multigrid methods on parallel computers - a survey of recent developments," Impact of Computing in Science and Engineering. vol. 3, no. 1, pp. 1-75, 1991.
33. S. Hadinger and P. Raynaud-Richard, Résolution numérique des équations de Laplace et de la chaleur, rapport d'option, Ecole Polytech., 91128 Palaiseau Cedex, France, 1993.
34. M. Skubiszewski, "A hardware emulator for binary neural networks," in 1990 Int. Neural Network Conf., vol. 2, pp. 555-558, Paris, France, 1990.
35. _, "An exact hardware implementation of the Boltzmann machine," in 1992 Int. Conf. Application-Specific Array Processors, Dallas, TX, 1992.
36. F. Furtek, "A field-programmable gate array for systolic computing," in 1993 Symp. Integr. Syst., M.I.T., Cambridge, MA, 1993, pp. 183-200.
37. J. Badier, R. K. Bock, Ph. Busson, S. Centro, C. Charlot, E. W. Davis, E. Denes, A. Gheorghe, F. Klefenz, W. Krischer, I. Legrand, W. Lourens, P. Malecki, R. Männer, Z. Natkaniec, P. Ni, K. H. Noffz, G. Odor, D. Pascoli, R. Zoz. A. Sobala, A. Taal, N. Tchamov, A. Thielmann, J. Vermeulen, and G. Vcsztergombi, "Evaluating parallel architectures for two real-time applications with 100 kHz repetition rate," IEEE Trans. Nucl. Sci., vol. 40, pp. 45-55, 1993.
38. D. Belosloudtsev, P. Bertin, R. K. Bock, P. Boucard, V. Dörsing, P. Kammel, S. Khabarov, F. Klefenz, W. Krischer, A. Kugel, L. Lundheim, R. Männer, L. Moll, K. H. Noffz, A. Reinsch, M. Shand, J. Vuillemin, and R. Zoz, "Programmable active memories in real-time tasks: Implementing data-driven triggers for LHC experiments," Journal of Nuclear Instruments and Methods for Physics Research. New York: Elsevier, 1995.
39. L. Moll, J. Vuillemin, and P. Boucard, "High-energy physics on DECPeRLe-1 programmable active memory," ACM Int. Symp. FPGAs, Monterey, CA, Feb. 1995.
40. J. E. Vuillemin, "Fast linear Hough transform," in 1994 Int. Conf. Application-Specific Array Processors, IEEE Computer Society, 1994, pp. 1-9.
41. S. Katsanevas, M. Shand, and J. Vuillemin, "DECPeRLe-1 implementation of NESTOR's first level trigger," in 3rd NESTOR Int. Workshop, Pylos, Greece, Oct. 1993.
42. M. Shand, Measuring System Performance with Reprogrammable Hardware, Digital Equipment Corp., Paris Res. Lab., Cedex, France, PRL Rep. 19, Aug. 1992.
43. Kodak Motion Analysis Systems, Kodak Megaplus Camera, Model 1.4, Eastman Kodak Company, Mar. 1992.
44. G. W. Simon, P. N. Brandt, L. J. Nov., G. B. Scharmer, and R. A. Shine, "Large-scale photospheric motions: First results from an extraordinary eleven-hour granulation observation", Solar Surface Magnetism, R. J. Rutten and C. J. Schrijver, editors, NATO ASI Series C433, Kluwer, 1994.
45. O. Faugeras, T. Viéville, E. Théron, J. Vuillemin, B. Hotz, Z. Zhang, L. Moll, P. Bertin, H. Mathieu, P. Fua, G. Berry, and C. Proy, Real Time Correlation-Based Stereo: Algorithm, Implementations and Applications, INRIA, 06902 Sophia-Antipolis, France, Res. Rep. 2013, 1993.
46. L. Moll, Implantation d'un algorithme de stéréovision par corrélation sur mémoire active programmable PeRLe-1, rapport de stage, Ecole des Mines de Paris, Centre de Mathématiques Appliquées, 06904 Sophia-Antipolis, France, 1993.
47. J. Statman, G. Zimmerman, F. Pollara, and O. Collins, "A long constraint length VLSI Viterbi decoder for the DSN," Jet Propulsion Lab., Pasadena, CA, TDA Progress Rep. 42-95, July-Sept. 1988.
48. R. A. Keaney, L. H. C. Lee, D. J. Skellern, J. E. Vuillemin, and M. Shand, "Implementation of long constraint length Viterbi decoders using programmable active memories," in 11th Australian Microelectron., Surfers Paradise, QLD Australia, 1993.
49. P. Bertin, D. Roncin, and J. Vuillemin, "Programmable Active Memories: A performance assessment," in Symp. Integrated Syst., Seattle, WA, 1993.
50. J. E. Vuillemin, "A combinatorial limit to the computing power of VLSI circuits," IEEE Trans. Comput., Apr. 1983.
51. J. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach. New York: Morgan Kaufmann, 1990.
52. C. P. Thacker, Computing in 2001, Digital Equipment Corporation, Systems Res. Cen., Palo Alto, CA, 1993.