A quick safari through the reconfiguration jungle

Proceedings - Design Automation Conference

Volumn , Issue , 2001, Pages 172-177

  Schaumont, Patrick ^a   Verbauwhede, Ingrid ^b   Keutzer, Kurt ^c   Sarrafzadeh, Maj ^d  

^a IMEC   (Belgium)

^b University of California   (United States)

^c UNIVERSITY OF CALIFORNIA   (United States)

^d UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

FIELD PROGRAMMABLE GATE ARRAYS; INTEGRATED CIRCUIT LAYOUT; LOGIC GATES; ROUTERS;

RECONFIGURABLE SYSTEMS;

SYSTEMS ANALYSIS;

EID: 0034846231     PISSN: 0738100X     EISSN: None     Source Type: Journal    
DOI: 10.1109/DAC.2001.156130     Document Type: Article

References (18)

1. Xtensa application specific microprocessor solutions
2. A compiler directed approach to hiding configuration latency in chameleon processors
3. Reconfigurable computing: What, why, and implications for design automation
4. Stream computations organized for reconfigurable execution (SCORE)
5. A decade of reconfigurable computing: A visionary perspective
6. Elliptic curve public-key cryptosystems: An introduction
7. SpecCharts: A VHDL front-end for embedded systems
8. Low power DSP's for wireless communications
9. The design of a low energy FPGA
10. SPS: A strategically programmable system
11. The flexibility of configurable computing
12. The roles of FPGA's in reprogrammable systems
13. Reconfigurable instruction set processors: A survey