Tree-based heterogeneous FPGA architectures: Application specific exploration and optimization

Tree-based Heterogeneous FPGA Architectures: Application Specific Exploration and Optimization

Volumn 9781461435945, Issue , 2012, Pages 1-186

  Farooq, Umer ^a   Marrakchi, Zied ^b   Mehrez, Habib ^c  

^a COMSATS Institute of Information Technology ^*  (Pakistan)

^b FLEXRAS Technologies   (France)

^c UNIVERSITÉ PIERRE ET MARIE CURIE   (France)

Author keywords

[No Author keywords available]

Indexed keywords

MESH GENERATION;

APPLICATION SPECIFIC; FPGA ARCHITECTURES; TREE-BASED;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 84949179166     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1007/978-1-4614-3594-5     Document Type: Book

References (133)

1. Aggarwal, A., Lewis, D. M.: Routing architecture for hierarchical field programmable gate arrays. In: International Conference on Computer Design, pp. 475-478 (1994)
2. Actel: Proasic3 flash family FPGAs. http://www.actel.com/documents/pa3-ds.pdf (Oct. 2005)
3. De Hon, A.: Reconfigurable architectures for general purpose computing. AI Technical Report 1586, MIT Artificial Intelligence Laboratory (Sept 1996)
4. De Hon, A.: Balancing interconnect and computation in a reconfigurable computing array (or, why you don't really want 100% LUT utilization). In: International Symposium on Field Programmable Array FPGA, Monterey, CA, pp. 69-78 (Feb. 1999)
5. De Hon, A.: Rent's rule based switching requirements. System Level Interconnect Prediction Workshop (2001)
6. Dunlop, A., Kernighan, B.: A procedure for placement of standard-cell VLSI circuits. IEEE Trans. CAD, pp. 92-98 (Jan 1985)
7. Ahmed, E., Rose, J.: The effect of LUT and cluster size on deep-submicron FPGA performance and density. In: Proceedings of the International Symposium on Field Programmable Gate Arrays, pp. 3-12 (2000)
8. Ahmed, E., Rose, J.: The effect of LUT and cluster size on deep-submicron FPGA performance and density. IEEE (2003)
9. Alliance: http://www-asim.lip6.fr/recherche/alliance/(2006)
10. Altera: Flex 10k embedded programmable logic device family, ds-f10k-4.2. http://www.altera.com/literature/ds/dsf10k.pdf (Jan 2003)
11. Altera: http://www.altera.com (2010)
12. Altera: 40-nm FPGA power management and advantages. http://www.altera.com (2010)
13. Altera: Altera. http://www.altera.com (2010)
14. Marquart, A., Betz, V., Rose, J.: Using cluster-based logic block and timing-driven packing to improve FPGA speed and density. In: International Symposium on FPGA, Monterey, pp. 37-46 (1999)
15. Apex, A.: Apex 20k programmable logic device family data sheet, ds-apex20k-5.1. http://www.altera.com/literature/ds/apex.pdf (March 2000)
16. ApexII, A.: Apex ii programmable logic device family, dsapexii-3.0. http://www.altera.com/literature/ds/dsap2.pdf (Aug. 2002)
17. Singh, A., Marek-Sadowska, M.: Efficient circuit clustering for area and power reduction in FPGAs. In: International Symposium on Field Programmable Gate Arrays, pp. 59-66 (2002)
18. ATMEL: http://www.atmel.com (2010)
19. Beauchamp, M., Hauck, S., Underwood, K., Hemmert, K.: Embedded floating-point units in FPGAs. In: FPGA, pp. 12-20 (2006)
20. Berkeley: Berkeley logic interchange format (BLIF). http://vlsi.colorado.edu/vis/blif.ps (1992)
21. Berkeley: ABC: A system for sequential synthesis and verification. http://www.eecs.berkeley.edu/alanmi/abc/(2007)
22. Betz, V., Marquardt, A., Rose, J.: Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers, New York (Jan 1999)
23. Birkner, J., Chan, A., Chua, H., Chao, A., Gordon, K., Kleinman, B., Kolze, P., Wong, R.: Avery-high-speed field-programmable gate array using metal-to-metal antifuse programmable elements. Microelectron. J. 23(7), 561-568 (1992)
24. Kernighan, B., Lin, S.: An efficient heuristic procedure for partitioning graphs. Bell Syst. Tech. J. 49, 291-307 (1970)
25. Landman, B., Russo, R.: On pin versus block relationship for partition of logic circuits. IEEE Trans. Comput. 20, 1469-1479 (1971)
26. Brayton, R., Hachtel, G., Sangiovanni-Vincentelli, A.: Multilevel logic synthesis. Proc. IEEE 78(2), 264-300 (Feb. 1990)
27. Brayton, R., McMullen, C.: The decomposition and factorization of Boolean expressions. Proc. ISCAS, 29-54 (1982)
28. Callahan, T. J., Hauser, J. R., Wawrzynek, J.: The garp architecture and C compiler. Computer 33(4), 62-69 (April 2000)
29. Cherepacha, D., Lewis, D.: DP-FPGA: an FPGA architecture optimized for datapaths. VLSI Des. 4(4), 329-343 (1996)
30. Ho, C. H., Leong, P. H. W., Luk, W., Wilton, S., Lopez-Buedo, S.: Virtual embedded blocks: a methodology for evaluating embedded elements in FPGAs. In: FCMM, 35-44 (2006)
31. Alpert, C. J., Hagen, L. W., Kahng, A. B.: Multilevel circuit partitioning. In: Design Automation Conference, pp. 530-533 (1997)
32. Alpert, C. J., Chan, T., Huang, D., Kahng, A., Markov, I., Mulet, P., Yan, K.: Faster minimization of linear wirelength for global placement. In: ACM Symposium on Physical Design, pp. 4-11 (1997)
33. Leiserson C.: Fat-trees: universal networks for hardware efficient supercomputing. IEEE Trans. Comput. C34(10), 892-901 (Oct. 1985)
34. Fiduccia, C. M., Mattheyeses, R. M.: A linear-time heuristic for improving network partitions. In: Design Automation Conference, pp. 175-181 (1982)
35. Compton, K., Hauck, S.: Automatic design of area-efficient configurable ASIC cores. IEEE Trans. Comput. 56(5), 662-672 (May 2007)
36. Open core: http://www.opencores.org/(2009)
37. Sechen, C., Sangiovanni-Vincentelli, A.: The timberwolf placement and routing package. JSSC, 510-522 (April 1985)
38. Papa, D. A., Markov, I. L.: Hypergraph partitioning and clustering. Technical Report, University of Michigan, EECS Department (1987)
39. Huang, D., Kahng, A.: When clusters meet partitions: new density based methods for circuit decomposition. In: IEEE European Design and Test Conference, pp. 60-64 (1995)
40. Huang, D., Kahng, A.: Partitioning-based standard-cell global placement with an exact objective. In: ACM Symposium on Physical Design, pp. 18-25 (1997)
41. eASIC: http://www.easic.com (2010)
42. Ebeling, C., Cronquist, D. C., Franklin, P.: RaPiD-Reconfigurable pipelined datapath. In: Field Programmable Logic and Applications, pp. 126-135 (1996)
43. Bozorgzadeh, E., et al.: Routability-driven packing: metrics and algorithms for clusterbased FPGAs. IEEE J. Circuits Syst. Comput. 13(1), 77-100 (2004)
44. El Gamal, A., Greene, J., Reyneri, J., Rogoyski, E., El-Ayat, K., Mohsen, A.: An architecture for electrically configurable gate arrays. IEEE J. Solid-State Circuits 24(2), 394-398 (April 1989)
45. Farooq, U., Parvez, H., Marrakchi, Z., Mehrez, H.: A new tree-based coarse-grained FPGA architecture. Research in Microelectronics and Electronics, 2009. PRIME 2009. Ph. D, pp. 48-51 (2009)
46. Farooq, U., Marrakchi, Z., Mrabet, H., Mehrez, H.: The effect of lut and cluster size on a tree based FGPA architecture. In: Proceedings of the 2008 International Conference on Reconfigurable Computing and FPGAs, pp. 115-120. IEEE Computer Society, Washington, DC, USA (2008). http://portal.acm.org/citation. cfm?id=1494647.1495190
47. Fiduccia, C. M., Mattheyeses, R. M.: A linear-time heuristic for improving network partitions. Proc. DAC, pp. 175-181 (1982)
48. Karypis, G., Aggarwal, R., Kumar, V., Shekhar, S.: Multilevel hypergraph partitioning: applicationin VLSI design. In: Design Automation Conference, pp. 526-529 (1997)
49. Karypis, G., Kumar, V.: Multilevel k-way hypergraph partitioning. In: Design Automation Conference (1999)
50. Karypis, G., Kumar, V.: Multilevel k-way hypergraph partitioning. In: Design Automation Conference (1999)
51. Lemieux, G., Lee, E., Tom, M., Yu, A.: Directional and single-driver wires in FPGA interconnect. In: IEEE International Conference on Field-Programmable Technology (ICFPT), pp. 41-48 (2004)
52. Govindu, G., Choi, S., Prasanna, V., Daga, V., Gangadharpalli, S., Sridhar, V.: A high performance and energy-efficient architecture for floating-point based LU decomposition on FPGAs. In: Proceedings of the 18th International Parallel and Distributed Processing Symposium (2004)
53. Sigl, G., Doll, K., Johannes, F.: Analytical placement: a linear or a quadratic objective function? In: Design Automation Conference, pp. 427-432 (1991)
54. Guterman, D. C., Rimawi, I. H., Chiu, T. L., Halvorson, R., McElroy, D.: An electrically alterable nonvolatile memory cell using a floating-gate structure. IEEE Trans. Electron Devices 26(4), 576-586 (April 1979)
55. Hamdy, E., McCollum, J., Chen, S., Chiang, S., Eltoukhy, S., Chang, J., Speers, T., Mohsen, A.:: Dielectric based antifuse for logic and memory ICs. In: IEEE International Electron Devices Meeting, IEDM'88, Technical Digest, pp. 786-789 (1988)
56. HardCopy: HardCopy IV ASICs, device handbook. Available at http://www.altera.com/products/devices/hardcopy-asics/hardcopy-iv/literature/hcivliterature.jsp (IV)
57. Hauck, S., Burns, S., Borriello, G., Ebeling, C.: An FPGA Implement. Asynchronous Circuits. IEEE Des. Test 11(3), 60-69 (1994)
58. Ho, C., Leong, P., Luk, W., Wilton, S., Lopez-Buedo, S.: Virtual embedded blocks: a methodology for evaluating embedded elements in FPGAs. In: Proceedings of the FCCM, pp. 35-44 (2006)
59. Hutton, M., Yuan, R., Schleicher, J., Baeckler, G., Cheung, S., Chua, K., Phoon, H.: A methodology for FPGA to structured-ASIC synthesis and verification. DATE 2, 64-69 (March 2006)
60. Kuon, I., Rose, J.: Measuring the gap between FPGAs and ASICs. IEEE Trans. CAD 26(2), 203-215 (2007)
61. Birkner, J., Chan, A., Chua, H. T., Chao, A., Gordon, K., Kleinman, B., Kolze, P., Wong, R.:: A very-high-speed field programmable gate array using metal-to-metal antifuse programmable elements. Micro 23(7), 561-568 (Nov. 1992)
62. Jacomme, L.: VHDL analyser for synthesis (vasy) asim/lip6/upmc (2000)
63. Jamieson, P., Luk, W., Wilton, S., Constantinides, G.: An Energy and Power Consumption Analysis of FPGA Routing Architectures, pp. 324-327 (2009)
64. Cong, J., Ding, Y.: Flowmap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA Designs. IEEE Trans. CAD, pp. 1-12 (1994)
65. Cong, J., Ding, Y.: On area/depth trade-off in LUT-based FPGA technology mapping. IEEE Trans. VLSI Syst. 2(2), 137-148 (1994)
66. Cong, J., Ding, Y.: Structural gate decomposition for depth-optimal technology in LUT-based FPGA designs. ACM Trans. Des. Autom. Electron. Syst. 5 (3) (2000)
67. Cong, J., Hwang, Y.: Simultaneous depth and area minimization in LUT-based FPGA mapping. In: ACM/SIGDA International Symposium on Field Programmable Gate Array, pp. 68-74 (1995)
68. Frankle, J.: Iterative and adaptive slack allocation for performance-driven layout and FPGA routing. In: ACM/IEEE Design Automation Conference, pp. 536-542 (1992)
69. Jia, X., Vemuri, R.: Studying a GALS FPGA Architecture Using a Parameterized Automatic Design Flow, pp. 688-693 (2006)
70. Jones, A. K., Hoare, R., Kusic, D., Fazekas, J., Foster, J.: An FPGA-based VLIW processor with custom hardware execution. In: Proceedings of the International Symposium on Field Programmable Gate Arrays, pp. 107-117 (2005)
71. Rose, J., Francis, R., Lewis, D., Chow, P.: Architecture of field-programmable gate arrays: the effect of logic functionality on area efficiency. IEEE J. Solid State Circuits 25(5), 1217-1225 (Oct. 1990)
72. Kuon, I., Rose, J.: Measuring the gap between FPGAs and ASICs. In: Proceedings of the ACM/SIGDA 14th International Symposium on Field Programmable Gate Arrays, pp. 21-30, ACM New York, NY (2006)
73. Lagadec, L.: Abstraction, modlisation et outils de CAO pour les architectures reconfigurables. Ph. D. thesis, Universit de Rennes 1 (2000)
74. Landman, B., Russo, R.: On pin versus block relationship for partition of logic circuits. IEEE Trans. Comput. 20, 1469-1479 (1971)
75. Sanchis, L. A.: Multiple-way network partitioning. IEEE Trans. Comput. 38(1), 62-81 (1989)
76. Lattice: Latticeecp/ec family data sheet versio 02.0. http://www.latticesemi.com/lit/docs/datasheets/fpga/ecp-ec-datasheet.pdf (Sept 2005)
77. Lemieux, G., Lee, E., Tom, M., Yu, A.: Directional and single-driver wires in FPGA interconnect. In: IEEE International Conference on Field-Programmable Technology (ICFPT), pp. 41-48 (2004)
78. Hagen, L., Kahng, A.: Combining problem reduction and adaptive multi-start: a new technique for superior iterative partitioning. In: IEEE Trans. CAD, pp. 92-98 (1997)
79. Lip6: http://www-asim.lip6.fr (2007)
80. McMurchie, L., Ebeling, C.: Pathfinder: a negotiation-based performance-driven router for FPGAs. In: International Workshop on Field Programmable Gate Array, pp. 111-117 (1995)
81. Luu, J., Kuon, I., Jamieson, P., Campbell, T., Ye, A., Fang, W. M., Rose, J.: VPR 5.0: FPGACAD and architecture exploration tools with single-driver routing, heterogeneity and process scaling. In: FPGA, pp. 133-142 (Feb. 2009)
82. Marrakchi, Z.: Exploration and optimization of tree-based FPGA architectures. Ph. D. thesis: http://www-asim.lip6.fr/publications/(2008)
83. Marshall, A., Stansfield, T., Kostarnov, I., Vuillemin, J., Hutchings, B.: A reconfigurable arithmetic array for multimedia applications. In: International Symposium on Field Programmable Gate Arrays, pp. 135-143 (1999)
84. Dehkordi, M., Brown, S.: The effect of cluster packing and node duplication control in delay driven clustering. In: IEEE International Conference on Field Programmable Technology (ICFPT), pp. 227-233 (2002)
85. Garey, M., Johnson, D.: Computers and Intractability: A Guide to the Theory of NP Completeness. Freeman, San Francisco, CA (1979)
86. Huang, M., Romeo, F., Sangiovanni-Vincentelli, A.: An efficient general cooling schedule for simulated annealing. In: ICCAD, pp. 381-384 (1986)
87. Hutton, M., Adibsamii, K., Leaver, A.: Timing-driven placement for hierarchical programmable logic devices. In: International Symposium on Field Programmable Gate Array, pp. 3-11 (2001)
88. MicroBlaze: MicroBlaze soft processor core. Available at http://www.xilinx.com/tools/microblaze.htm (2010)
89. Miyamoto, N., Ohmi, T.: Delay evaluation of 90 nm CMOS multi-context FPGA with shiftregistertype temporal communication module for large-scale circuit emulation. In: IEEE International Conference on Field Programmable Technology (ICFPT), pp. 365-368 (2008)
90. NIOS: NIOS II processor. Available at http://www.altera.com/products/ip/processors/nios2/ni2-index.html (II)
91. Okamoto, T., Kimoto, T., Maeda, N.: Design methodology and tools for NEC electronics structured ASIC. In: Proceedings of the ISPD, pp. 90-96 (April 2004)
92. Parvez, H., Marrakchi, Z., Farooq, U., Mehrez, H.: A new coarse-grained FPGA architecture exploration environment. In: IEEE International Conference on ICECE Technology. FPT 2008, pp. 285-288 (2008)
93. Parvez, H., Marrakchi, Z., Mehrez, H.: ASIF: Application specific inflexible FPGA. In: International Conference on Field-Programmable Technology (FPT), pp. 112-119 (2009)
94. Parvez, H.: Design and exploration of application specific mesh-based heterogeneous FPGA architectures. Ph. D. thesis, University Pierre et Marie Curie, Paris, France (2010)
95. Du, P., Grewal, G. W., Areibi, S., Banerji, D. K.: A Fast Hierarchical Approach to FPGA Placement. In: ESA/VLSI, pp. 497-503 (2004)
96. Peter Yiannacouras, J. G. S., Rose, J.: Exploration and Customization of FPGA-based soft processors. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 26(2), 266-277 (Feb. 2007)
97. Guerrier, P., Greiner, A.: Ageneric architecture for on chip packet-switched interconnections. In: Proceedings of the Design Automation and Test in Europe Conference 2000 (DATE 2000), Paris, France pp. 250-256 (Mar. 2000)
98. Pistorius, J., Hutton, M., Schleicher, J., Iotov, M., Julias, E., Tharmalignam, K.: Equivalence verification of FPGA and structured ASIC implementations. In: FPL'07, pp. 423-428 (Aug. 2007)
99. Hitchcock, R., Smith, G., Cheng, D.: Timing analysis of computer-hardware. IBM J. Res. Dev. 100-105 (Jan 1983)
100. Murgai, R., Brayton, R., Sangiovanni-Vincentelli, A.: On clustering for minimum delay/area. In: IEEE International Conference on Computer Aided Design, pp. 6-9 (1991)
101. Semiconductor, P.: Era60100 preliminary data sheet (1989)
102. Sentovich, E. M. et al.: Sis: a system for sequential circuit analysis. Tech. Report No. UCB/ERLM92/41, University of California, Berkeley (1992)
103. Sherlekar, D.: Design considerations for regular fabrics. In: Procedings of the ISPD, pp. 97-102 (April 2004)
104. Sima, M., Cotofana, S., Van Eijndhoven, J. T. J., Vassiliadis, S., Vissers, K.: An 8x8 IDCT implementation on an FPGA-augmented trimedia. In: Proceedings of the 9th Annual IEEE Symposium on Field Programmable Custom Computing Machines, pp. 160-169 (2001)
105. Kirkpatrick, S., Gelatt, C. D., Vecchi, M. P.: Optimization by simulated annealing. Science 220, 671-680 (1983)
106. Stratix: Stratix II FPGAs. Available at http://www.altera.com/products/devices/stratix2/st2-index.jsp (II)
107. Stratix: Stratix IV FPGAs, device handbook. Available at http://www.altera.com/products/devices/stratix-fpgas/stratix-iv/literature/stiv-literature.jsp (IV)
108. Yang, S.: Logic Synthesis and Optimization Benchmarks, Version 3.0. Microelectronics Center of North Carolina (MCNC), Raleigh (1991)
109. Tabula: http://www.tabula.com (2010)
110. Bui, T., Chaudhuri, S., Leighton, T., Sipser, M.: Graph Bisection Algorithms with Good Average Behavior. Combinatorica (1987)
111. Cormen, T., Leiserson, C., Rivest, R.: Introduction to Algorithms. MIT Press, Cambridge (1990)
112. Teifel, J., Manohar, R.: An asynchronous dataflow FPGA architecture. IEEE Trans. Comput. 53(11), 1376-1392 (2004)
113. Tierlogic: http://www.tierlogic.com (2010)
114. Trimberger, S., Carberry, D., Johnson, A., Wong, J.: A Time-Multiplexed FPGA. pp. 22-28 (1997)
115. Farooq, U., Husain Parvez, Z. M., Mehrez, H.: Comparison between heterogeneous meshbased and tree-based application specific FPGA. In: 7th International Symposium on Applied Reconfigurable Computing (ARC'11), pp. 218-219 (2011)
116. Farooq, U., Husain Parvez, Z. M., Mehrez, H.: Exploration of heterogeneous FPGA architectures. Int. J. Reconfigurable Comput. 18 (2011)
117. Farooq, U., Husain Parvez, Z. M., Mehrez, H.: Exploring the effect of lut and arity size on a tree-based application specific inflexible FPGA. In: IEEE Conference on Design and Technology in Nanoscale Era (DTIS) (2011)
118. Underwood, K., Hemmert, K.: Closing the gap: CPU and FPGA trends in sustainable floating-point BLAS performance. In: 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2004. FCCM 2004, pp. 219-228 (2004)
119. Toronto University: http://www.eecg.utoronto.ca/vpr/(2009)
120. Betz, V., Rose, J.: VPR: a new packing placement and routing tool for FPGA Research. In: International Workshop on FPGA, pp. 213-222 (1997)
121. Carter, W., Duong, K., Freeman, R., Sze, S.: A user programmable reconfiguration gate array. In: IEEE Custom Integrated Circuits Conference, pp. 233-235 (May 1986)
122. Carter, W., Duong, K., Freeman, R. H., Hsieh, H., Ja, Y. J, Mahoney, J. E., Ngo, L T., Sze, S. L.:: A user programmable reconfiguration gate array. In: IEEE Custom Integrated Circuits Conference, pp. 233-235 (May 1986)
123. Wilton, S.: Architectures and algorithms for field-programmable gate arrays with embedded memory. Ph. D. thesis, Citeseer (1997)
124. Wong, S., So, H., Ou, J., Costello, J.: A 5000-gate CMOS EPLD with multiple logic and interconnect arrays. In: Proceedings of the IEEE Custom Integrated Circuits Conference (1989), pp. 5-8 (2002)
125. Wu, K., Tsai, Y.: Structured ASIC, evolution or revolution. In: Proceedings of the ISPD, pp. 103-106 (April 2004)
126. Xilinx: Xilinx. http://www.xilinx.com (2010)
127. Ye, A., Rose, J., Lewis, D.: Architecture of datapath-oriented coarse-grain logic and routing for FPGAs, pp. 61-66 (2003)
128. Ye, A. G., Rose, J.: Using bus-based connections to improve field-programmable gate-array density for implementing datapath circuits. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 14(5), 462-473 (May 2006)
129. Lay, Y., Wang, P.: Hierarchical interconnection structures for field programmable gate arrays. IEEE Trans. VLSI Syst. 5(2), 186-196 (1997)
130. Sanker, Y., Rose, J.: Trading quality for compile time: ultra-fast placement for FPGAs. In: International FPGA symposium (1999)
131. Zakaria, H.: Asynchronous architecture for power efficiency and yield enhancement in the decananometric technologies: application to a multi-core system-on-chip. Ph. D. thesis, TIMA, Grenoble France (2011)
132. Zied, M., Hayder, M., Umer, F., Habib, M.: FPGA interconnect topologies exploration. Internat. J. Reconfigurable Comput. (2009)
133. Marrakchi, Z., Mrabet, H., Mehrez, H.: Hierarchical FPGA clustering to improve routability. In: Conference on Ph. D Research in Microelectronics and Electronics, PRIME (2005)