Measuring the gap between FPGAs and ASICs

ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA

Volumn , Issue , 2006, Pages 21-30

  Kuon, Ian ^a   Rose, Jonathan ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

Area Comparison; ASIC; Delay Comparison; FPGA; Power Comparison

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; CMOS INTEGRATED CIRCUITS; COMBINATORIAL CIRCUITS; CURRENT DENSITY; ENERGY UTILIZATION; SILICON; SYSTEMS ANALYSIS;

AREA COMPARISON; DELAY COMPARISON; HARD MULTIPLIERS; POWER COMPARISON;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 33745805907     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1117201.1117205     Document Type: Conference Paper

References (30)

1. Altera Corporation. Partnership with TSMC yields first silicon success on Altera's 90-nm, low-k products, June 2004. http://www.altera.com/corporate/news_-room/releases/releases_archive/2004/ products/nr-tsmc_partnership.html.
2. Altera Corporation. Quartus II Development Software Handbook, 5.0 edition, May 2005.
3. Altera Corporation. Stratix II Device Handbook, 3.0 edition, May 2005.
4. S. D. Brown, R. Francis, J. Rose, and Z. Vranesic. Field-programmable gate arrays. Kluwer Academic Publishers, 1992.
5. Cadence. Encounter Design Flow Guide and Tutorial, Product Version 3.3.1, February 2004.
6. Cadence Design Systems. TSMC Standard Cell Libraries, 2003. Available online at http://www.cadence.com/partners/tsmc/SC_Brochure_9.pdf.
7. A. Chang and W. J. Dally. Explaining the gap between ASIC and custom power: a custom perspective. In DAC '05, pages 281-284, New York, NY, USA, 2005. ACM Press.
8. D. Chinnery and K. Keutzer. Closing the Gap Between ASIC & Custom Tools and Techniques for High-Performance ASIC Design. Kluwer Academic Publishers, 2002.
9. D. G. Chinnery and K. Keutzer. Closing the power gap between ASIC and custom: an ASIC perspective. In DAC '05, pages 275-280, New York, NY, USA, 2005. ACM Press.
10. R. Cliff. Altera Corporation. Private Communication.
11. K. Compton and S. Hauck. Automatic design of area-efficient configurable ASIC cores. IEEE Transactions on Computers, submitted.
12. W. J. Dally and A. Chang. The role of custom design in ASIC chips. In DAC '00, pages 643-647, 2000.
13. V. De and S. Borkar. Technology and design challenges for low power and high performance. In ISLPED '99, pages 163-168, New York, NY, USA, 1999. ACM Press.
14. W. Jiang, V. Tiwari, E. de la Iglesia, and A. Sinha. Topological analysis for leakage prediction of digital circuits. In ASP-DAC '02, page 39, Washington, DC, USA, 2002. IEEE Computer Society.
15. H. S. Jones Jr., P. R. Nagle, and H. T. Nguyen. A comparison of standard cell and gate array implementations in a common CAD system. In IEEE 1986 CICC, pages 228-232, 1986.
16. I. Kuon, A. Egier, and J. Rose. Design, layout and verification of an FPGA using automated tools. In FPGA '05, pages 215-226, New York, NY, USA, 2005. ACM Press.
17. Lattice Semiconductor Corporation. LatticeECP/EC Family Data Sheet, May 2005. Version 01.6.
18. LSI Logic. RapidChip Platform ASIC, 2005. http://www.lsilogic.com/products/rapidchip_platform.asic/index.html.
19. NEC Electronics. ISSP (Structured ASIC), 2005. http://www.necel.com/issp/english/.
20. K. Padalia, R. Fung, M. Bourgeault, A. Egier, and J. Rose. Automatic transistor and physical design of FPGA tiles from an architectural specification. In FPGA '03, pages 164-172, New York, NY, USA, 2003. ACM Press.
21. M. J. S. Smith. Application-Specific Integrated Circuits. Addison-Wesley, 1997.
22. STMicroelectronics. 90nm CMOS090 Design Platform, 2005. http://www.st.com/stonline/prodpres/dedicate/soc/asic/90plat.htm.
23. Synopsys. Design Compiler Reference Manual: Constraints and Timing, version v-2004.06 edition, June 2004.
24. Synopsys. Design Compiler User Guide, version v-2004.06 edition, June 2004.
25. Toshiba Corporation. 90nm (Ldrawn=70nm) CMOS ASIC TC300 Family, BCE0012A, 2003. Available online at http://www.semicon.toshiba.co.jp/eng/prd/asic/doc/pdf/bce0012a.pdf.
26. N. H. E. Weste and D. Harris. CMOS VLSI Design A Circuits and Systems Perspective. Pearson Addison-Wesley, 2005.
27. S. J. Wilton, N. Kafafi, J. C. H. Wu, K. A. Bozman, V. Aken'Ova, and R. Saleh. Design considerations for soft embedded programmable logic cores. IEEE JSSC, 40(2):485-497, February 2005.
28. Xilinx. Virtex-4 Family Overview, 1.4 edition, June 2005.
29. X. Yang, B.-K. Choi, and M. Sarrafzadeh. Routability-driven white space allocation for fixed-die standard-cell placement. IEEE Trans. Computer-Aided Design, 22(4):410-419, April 2003.
30. P. S. Zuchowski, C. B. Reynolds, R. J. Grupp, S. G. Davis, B. Cremen, and B. Troxel. A hybrid ASIC and FPGA architecture. In ICCAD '02, pages 187-194, November 2002.