Architecture of datapath-oriented coarse-grain logic and routing for FPGAs

Proceedings of the Custom Integrated Circuits Conference

Volumn , Issue , 2003, Pages 61-64

  Ye, Andy ^a   Rose, Jonathan ^a   Lewis, David ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER AIDED DESIGN; INTEGRATED CIRCUIT LAYOUT; JAVA PROGRAMMING LANGUAGE; LOGIC DESIGN; STATIC RANDOM ACCESS STORAGE; TABLE LOOKUP;

COARSE GRAIN LOGIC; DATAPATH CIRCUITS; LOGIC BLOCKS; LOGIC ROUTING;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 0242443754     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (18)

1. Altera Data Sheet, Altera, 2002.
2. Pico-Java Processor Design Documentation, Sun Microsystems Inc., 1999.
3. Xilinx Datasheet, Xilinx, 2002.
4. V. Betz, J. Rose, A. Marquardt, Architecture and CAD for Deep-Submicron FPGAs, Kluwer Academic Publishers, 1999.
5. S. Brown, R. Francis, J. Rose, Z. Vranesic, Field-Programmable Gate Arrays, Kluwer Academic Publishers, 1992.
6. D. Cherepacha, D. Lewis, "DP-FPGA: an FPGA architecture optimized for datapaths", Proc. of Ninth Int. Conf. on VLSI Design, pp. 329-343, 1996.
7. T. J. Callahan, P. Chong, A. DeHon, J. Wawrzynek, "Fast module mapping and placement for datapaths in FPGAs", Proc. of the ACM/SIGDA Sixth Int. Symp. on FPGA, pp. 123-132, 1998.
8. M. R. Corazao, M. A. Khalaf, M. Potkonjak, J. M. Rabaey, "Performance optimization using template mapping for datapath-intensive high-level synthesis", Trans. on CAD, pp. 877-888, August 1996.
9. A. Koch, "Structured design implementation - a strategy for implementing regular datapaths on FPGAs", Proc. of the ACM Fourth Int. Symp. on FPGA, pp. 151-157, 1996.
10. A. Koch, "Module compaction in FPGA-based regular datapaths", Proc. of the 33rd DAC, pp. 471-476, 1996.
11. T. Kutzschebauch, L. Stok, "Regularity driven logic synthesis", Proc. of IEEE/ACM Int. Conf. on CAD, pp. 439-446, 2000.
12. T. Kutzschebauch, "Efficient logic optimization using regularity extraction", Proc. of Int. Conf. on Computer Design, pp. 487-493, 2000.
13. G. Lemieux, S. Brown, D. Vranesic, "On Two-Step Routing for FPGAs," ACM Symp. on Physical Design, pp. 60-66, 1997.
14. A. Marshall, J. Vuillemin, B. Hutchings, "A reconfigurable arithmetic array for multimedia applications", Proc. of the ACM/SIGDA Seventh Int. Symp. on FPGA, pp. 135-143, February 1999.
15. A. R. Naseer, M. Balakrishnan, A. Kumar, "FAST: FPGA targeted RTL structure synthesis technique", Proc. of the Seventh Int. Conf. on VLSI Design, pp. 21-24, 1994.
16. A. R. Naseer, M. Balakrishnan, A. Kumar, "Direct mapping of RTL structures onto LUT-based FPGAs", Trans. on CAD, pp. 624-631, July 1998.
17. A. Ye, "FPGA architecture for datapath circuits", Ph.D. thesis is progress, University of Toronto, 2003.
18. A. Ye, J. Rose, D. Lewis, "Synthesizing datapath circuits for FPGAs with emphasis on area minimization", IEEE Int. Conf. on Field-Programmable Technology, pp. 219-227, December 2002.