Exploration and customization of FPGA-based soft processors

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 26, Issue 2, 2007, Pages 266-277

  Yiannacouras, Peter ^a,b   Steffan, J Gregory ^a,b   Rose, Jonathan ^a,b  

^a IEEE   (Canada)

^b UNIVERSITY OF TORONTO   (Canada)

Author keywords

Customization; Design space exploration; Fleld programmable gate array (FPGA) based soft core processors; Processor generator

Indexed keywords

CUSTOMIZATION TECHNIQUE; DESIGN SPACE EXPLORATION; PROCESSOR GENERATORS; SOFT PROCESSORS;

COMPUTER ARCHITECTURE; EMBEDDED SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS; PROGRAMMABLE LOGIC CONTROLLERS;

MICROPROCESSOR CHIPS;

EID: 33846640572     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2006.887921     Document Type: Conference Paper

References (30)

1. Nias II, Altera. [Online]. Available: http://www.altera.com/ products/ip/processors/nios2
2. MicroBlaze, Xilinx. [Online], Available: http://www.xilinx.com/ microblaze
3. J. Turley, "Survey: Who uses custom chips," Embedded Systems Programming, vol. 18, no. 8, Aug. 2005.
4. I. Kuon and J. Rose, "Measuring the gap between FPGAs and ASICs," in Proc. FPGA, 2006, pp. 21-30.
5. P. Yiannacouras, J. Rose, and J. G. Steffan, "The microarchitecture of FPGA based soft processors," in Proc. Int. Conf. CASES, 2005, pp. 202-212.
6. P. Yiannacouras, J. G. Steffan, and J. Rose, "Application-specific customization of soft processor microarchitecture," in Proc. Int. Symp. FPGA, 2006, pp. 201-210.
7. D. Goodwin and D. Petkov, "Automatic generation of application specific processors," in Proc. Int. Conf. Compilers, Architectures and Synthesis Embedded Syst., 2003, pp. 137-147.
8. J. M. Arnold, "S5: The architecture and development flow of a software configurable processor," in Proc. Int. Conf. FPL, Dec. 2005, pp. 121-128.
9. J. R. Hauser and J. Wawrzynek, "Garp: A MIPS processor with a reconfigurable coprocessor," in Proc. IEEE Symp. FPGAs Custom Comput. Mach., K. L. Pocek and J. Arnold, Eds., 1997, pp. 12-21. [Online]. Available: http://www.citeseer.ist.psu.edu/hauser97garp.html
10. P. Biswas, S. Banerjee, N. Dutt, P. Ienne, and L. Pozzi, "Performance and energy benefits of instruction set extensions in an FPGA soft core," in Proc. 19th Int. Conf. VLSID, 5th Int. Conf. Embedded Syst. Des., 2006, pp. 651-656.
11. R. Lysecky and F. Vahid, "A study of the speedups and competitiveness of FPGA soft processor cores using dynamic hardware/software partitioning," in Proc. DATE, 2005, pp. 18-23.
12. R. Dimond, O. Mencer, and W. Luk, "CUSTARD - A customisable threaded FPGA soft processor and tools," in Proc. Int. Conf. FPL, Aug. 2005, pp. 1-6.
13. M. Itoh, S. Higaki, J. Sato, A. Shiomi, Y. Takeuchi, A. Kitajima, and M. Imai, "PEAS-III: An ASIP design environment," in Proc. Int. Conf. Comput. Des., Sep. 2000, pp. 430-436.
14. P. Mishra, A. Kejariwal, and N. Dutt, "Synthesis-driven exploration of pipelined embedded processors," in Proc. VLSI Des., 2004, pp. 921-926.
15. G. Braun, A. Nohl, W. Sheng, J. Ceng, M. Hohenauer, H. Scharwachter, R. Leupers, and H. Meyr, "A novel approach for flexible and consistent ADL-driven ASIP design," in Proc. 41st Annu. DAC, 2004, pp. 717-722.
16. K. Keutzer and M. Gries, Building ASIPs: The Mescal Methodology. New York: Springer-Verlag, 2005. [Online]. Available: http://www. gigascale.org/pubs/603.html
17. G. Gibeling, A. Schultz, and K. Asanovic, "RAMP architecture description language," in Proc. Workshop Architecture Res. Using FPGA Platforms, 2006, pp. 4-8. Proc. 12th Int. Symp. on High-Performance Computer Architecture.
18. J. Gray, Designing a Simple FPGA-Optimized Rise CPU and System-on-a-Chip, 2000. [Online]. Available: http://www.citeseer.ist.psu. edu/article/gray00designing.html
19. P. Yiannacouras, "The microarchitecture of FPGA-based soft processors," M.S. thesis, Univ. Toronto, Toronto, ON, 2005. [Online]. Available: http://www.eecg.toronto.edu/~jayar/pubs/theses/Yiannacouras/ PeterYiannacouras.pdf
20. _, SPREE. [Online], Available: http://www.eecg.utoronto.ca/ ~yiannac/SPREE/
21. MINT Simulation Software. (1996, Jan. 13). Univ. Rochester, Rochester, NY. [Online] Available: http://www.cs.rochester.edu/u/veenstra/
22. D. M. Lewis et al., "The Stratix routing and logic architecture," in Proc. Int. Symp. Field-Programmable Gate Arrays, 2003, pp. 12-20.
23. R. Cliff, Altera Corporation, Private Communication, 2005.
24. M. Guthaus et al., "MiBench: A free, commercially representative embedded benchmark suite," in Proc. IEEE 4th Annu. Workshop Workload Characterisation, Dec. 2001, pp. 3-14.
25. A. Lodi, M. Toma, and F. Campi, "A pipelined configurable gate array for embedded processors," in Proc. ACM/SIGDA 11th Int. Symp. FPGA, 2003, pp. 21-30.
26. Dhrystone 2.1. (1988, May 25). Freescale. [Online], Available: http://www.freescale.com
27. RATES - A Reconfigurable Architecture TEsting Suite. (2003, Mar. 27). Univ. Toronto Toronto, ON, Canada. [Online], Available: http://www. eecg.utoronto.ca/~lesley/benchmarks/rates/
28. Stratix Device Handbook. (2005, Jul.). Altera, San Jose, CA. [Online]. Available: http://www.altera.com/literature/lit-stx.jsp
29. P. Metzgen, "Optimizing a high-performance 32-bit processor for programmable logic," in Proc. Int. Symp. Syst.-on-Chip, 2004, p. 13.
30. J. Mashey, "Internet nuggets," Comput. Archit. News, vol. 32, no. 4, pp. 1-14, Sep. 2004.