Hierarchical interconnection structures for field programmable gate arrays

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 5, Issue 2, 1997, Pages 186-196

  Lai, Yen Tai ^a   Wang, Ping Tsung ^a  

^a NATIONAL CHENG KUNG UNIVERSITY   (Taiwan)

Author keywords

Field programmable gate array; FPGA architecture; Interconnection structure

Indexed keywords

ALGORITHMS; COMPUTER AIDED LOGIC DESIGN; INTERCONNECTION NETWORKS; LOGIC CIRCUITS; PROGRAM PROCESSORS;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA); HIERARCHICAL INTERCONNECTION STRUCTURES;

GATES (TRANSISTOR);

EID: 0031169872     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.585219     Document Type: Article

References (22)

1. A. Gupta, V. Aggarwal, R. Patel, P. Chalasani, D. Chu, P. Seem, P. W. Liu, J. Wu, and G. Kaat, "A user configurable gate array using CMOS-EPROM technology," in Proc. CICC, May 1990, pp. 31.7.1-31.7.4.
2. H. C. Hsieh, W. S. Carter, J. Ja, Ed. Cheung, S. Schreifels, C. Erickson, P. Freidin, L. Tinkey, and R. Kanazawa, "Third generation architecture boosts speed and density of field-programmable gate arrays," in Proc. CICC, May 1990, pp. 31.2.1-31.2.7.
3. K. A. El-Ayat, A. E. Gamal, R. Guo, J. Chang, R. K. Mak, F. Chiu, E. Z. Hamdy, J. McCollum, and A. Mohsen, "A CMOS electrically configurable gate array," IEEE J. Solid-State Circuits, vol. 24, pp. 752-762, June 1989.
4. H. C. Hsieh, K. Dong, J. Y. J. Kanazawa, L. T. Ngo, L. G. Tinkey, W. S. Carter, and R. H. Freeman, "A 9000-gate user-programmable gate array," in Proc. CICC, 1988, pp. 15.3.1-15.3.7.
5. A. E. Gamal, J. Greene, J. Reyneri, E. Rogoyski, K. A. El-Ayat, and A. Mohsen, "An architecture for electrically configurable gate arrays," IEEE J. Solid State Circuits, vol. 24, no. 2, pp. 394-398, Apr. 1989.
6. J. Rose and S. Brown, "Flexibility of interconnection structures for filed-programmable gate arrays," IEEE J. Solid-State Circuits, vol. 26, no. 3, pp. 277-282, May 1991.
7. J. Rose, R. J. Francis, D. Lewis, and P. Chow, "Architecture of field-programmable gate arrays: The effect of logic block functionality on area efficiency," IEEE J. Solid-State Circuits, vol. 25, no. 5, pp. 1217-1225, Oct. 1990.
8. P. T. Wang, K. N. Chen, and Y. T. Lai, "A high performance FPGA with hierarchical interconnection structure," in ISCAS'94, pp. 4.239-4.242, 1994.
9. The Programmable Gate Array Data Book. Xilinx Co., 1992.
10. K. Chung and J. Rose, "TEMPT: Technology mapping for the exploration of FPGA architecture with hard-wired connections," in Proc. 29th DAC, 1992, pp. 361-367.
11. J. He and J. Rose, "Advantages of heterogeneous logic block architectures for FPGA's," in Proc. CICC, May 1993, pp. 7.4.1-7.4.5.
12. C. H. Leiserson, "Fat-trees: Universal networks for hardware-efficient supercomputing," IEEE Trans. Comput., vol. 34, pp. 892-901, Oct. 1985.
13. R. I. Greenberg, "The fat-pyramid and universal parallel computation independent of wire delay," IEEE Trans. Comput., vol. 43, pp. 1358-1364, Dec. 1994.
14. C. M. Fiduccia and R. M. Mattheyses, "A linear-time heuristic for improving networks partitions," in Proc. 19th DAC, 1982, pp. 175-181.
15. H. Shin, C. Kim, W. Kim, and M. Oh, "A combined hierarchical placement algorithm," in Proc. ICCAD, 1993, pp. 164-169.
16. B. Krishnamurthy, "An improved min-cut algorithm for partitioning VLSI networks," IEEE Trans. Comput., vol. C-33, pp. 438-446, May 1984.
17. P. K. Chan, M. D. F. Schlag, and J.-Y. Zien, "Spectral K-way ratio-cut partitioning and clustering," in Proc. 30th DAC, 1993, pp. 749-754.
18. J. Cong and Y. Ding, "Flow-Map: An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA design," IEEE Trans. Computer-Aided Design, vol. 13, pp. 1-12, Jan. 1994.
19. R. Francis, J. Rose, and Z. Vranesic, "Chortle-crf: Fast technology mapping for lookup table-based FPGA's," in Proc. 28th DAC, 1991, pp. 227-233.
20. R. J. Francis, J. Rose, and K. Chung, "Chortle: A technology mapping program for lookup table based field-programmable gate arrays," in Proc. 27th DAC, 1992, pp. 613-619.
21. P. Sawkar and D. Thomas, "Area and delay mapping for table-lookup based field programmable gate arrays," in Proc. 29th DAC, 1992, pp. 368-372.
22. S. Brown, J. Rose, and Z. G. Vranesic, "A detailed router for field-programmable gate arrays," IEEE Trans. Computer-Aided Design, vol. 11, pp. 620-628, May 1992.