Closing the gap: CPU and FPGA trends in sustainable floating-point BLAS performance

Proceedings - 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2004

Volumn , Issue , 2004, Pages 219-228

  Underwood, Keith D ^a   Scott Hemmert, K ^a  

^a SANDIA NATIONAL LABORATORIES   (United States)

Author keywords

Arithmetic; FPGA; IEEE floating point; Re configurable computing

Indexed keywords

ARITHMETIC; DENSITY MATRIX OPERATIONS; IEEE FLOATING POINT; RECONFIGURABLE COMPUTING;

DIGITAL ARITHMETIC; FIELD PROGRAMMABLE GATE ARRAYS; FUNCTION EVALUATION; MICROPROCESSOR CHIPS; OPTIMIZATION; PROGRAM PROCESSORS; SIGNAL PROCESSING; VECTORS;

LINEAR ALGEBRA;

EID: 18644362801     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FCCM.2004.21     Document Type: Conference Paper

References (24)

1. International Technology Roadmap for Semiconductors. December 2003.
2. Annapolis Micro Systems, Inc. WILDFORCE reference manual, 1999.
3. P. Belanovic and M. Leeser. A library of parameterized floating-point modules and their use. In Proceedings of the International Conference on Field Programmable Logic and Applications, 2002.
4. P. Bellows, V. Bhaskaran, J. Flidr, T. Lehman, B. Schott, and K. D. Underwood. GRIP: A reconfigurable architecture for host-based gigabit-rate packet processing. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, April 2002.
5. J. Dido, N. Geraudie, L. Loiseau, O. Payeur, Y. Savaria, and D. Poirier. A flexible floating-point format for optimizing data-paths and operators in fpga based dsps. In Proceedings of the ACM International Symposium on Field Programmable Gate Arrays, Monterrey, CA, February 2002.
6. J. J. Dongarra. The Unpack benchmark: An explanation. In 1st International Conference on Supercomputing, pages 456-474, June 1987.
7. B. Fagin and C. Renard. Field programmable gate arrays and floating point arithmetic. IEEE Transactions on VLSI, 2(3):365-367, 1994.
8. A. A. Gaar, W. Luk, P. Y. Cheung, N. Shirazi, and J. Hwang. Automating customisation of floating-point designs. In Proceedings of the International Conference on Field Programmable Logic and Applications, 2002.
9. A. A. Gaar, O. Mencer, W. Luk, P. Y. Cheung, and N. Shirazi. Floating point bitwidth analysis via automatic differentiation. In Proceedings of the International Conference on Field Programmable Technology, Hong Kong, 2002.
10. G. Govindu, L. Zhuo, S. Choi, P. Gundala, and V. K. Prasanna. Area and power performance analysis of a floating-point based application on FPGAs. In Proceedings of the Seventh Annual Workshop on High Performance Embedded Computing (HPEC 2003), September 2003.
11. IEEE Standards Board. IEEE standard for binary floating-point arithmetic. Technical Report ANSI/IEEE Std. 754-1985, The Institute of Electrical and Electronics Engineers, New York, 1985.
12. M. P. Leong, M. Y. Yeung, C. K. Yeung, C. W. Fu, P. A. Heng, and P. H. W. Leong. Automatic floating to fixed point translation and its application to post-rendering 3d warping. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, pages 240-248, Napa Valley, CA, April 1999.
13. J. Liang, R. Tessier, and O. Mencer. Floating point unit generation and evaluation for fpgas. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, pages 185-194, Napa Valley, CA, April 2003.
14. W. B. Ligon, S. P. McMillan, G. Monn, F. Stivers, K. Schoonover, and K. D. Underwood. A re-evaluation of the praticality of floating-point on FPGAs. In Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pages 206-215, Napa Valley, CA, April 1998.
15. L. Louca, T. A. Cook, and W. H. Johnson. Implementation of IEEE single precision floating point addition and multiplication on FPGAs. In Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pages 107-116, 1996.
16. Z. Luo and M. Martonosi. Accelerating pipelined integer and floating-point accumulations in configurable hardware with delayed addition techniques. IEEE Transactions on Computers, 49(3):208-218, 2000.
17. E. Roesler and B. Nelson. Novel Optimizations for Hardware Floating-Point Units in a Modern FPGA Architecture. In Proceedings of the 12th International Workshop on Field Programmable Logic and Applications (FPL'2002), pages 637-646, August 2002.
18. B. Schott, P. Bellows, M. French, and R. Parker. Applications of adaptive computing systems for signal processing challenges. In Proceedings of the Asia South Pacific Design Automation Conference, 2003.
19. N. Shirazi, A. Walters, and P. Athanas. Quantitative analysis of floating point arithmetic on FPGA based custom computing machines. In Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pages 155-162, 1995.
20. W. D. Smith and A. R. Schnore. Towards and RCC-based accelerator for computational fluid dynamics applications. In Proceedings of The International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA'03), pages 226-232, 2003.
21. K. D. Underwood. FPGAs vs. CPUs: Trends in peak floating-point performance. In Proceedings of the ACM International Symposium on Field Programmable Gate Arrays, Monterrey, CA, February 2004.
22. X. Wang and B. E. Nelson. Tradeoffs of designing floating-point division and square root on Virtex FPGAs. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, pages 195-203, Napa Valley, CA, April 2003.
23. R. C. Whaley. Automatically tuned linear algebra software (ATLAS), Jan. 2004. From webpage at http://www.linuxclustersinstitute.org/Linux-HPC- Revolution/Archive/PDF00/Whaley.pdf.
24. R. C. Whaley, A. Petitet, and J. J. Dongarra. Automated empirical optimizations of software and the ATLAS project. Parallel Computing, 27(1-2):3-35, 2001.