Path-based partitioning methods for 3D networks-on-chip with minimal adaptive routing

IEEE Transactions on Computers

Volumn 63, Issue 3, 2014, Pages 718-733

  Ebrahimi, Masoumeh ^a   Daneshtalab, Masoud ^a   Liljeberg, Pasi ^a   Plosila, Juha ^a   Flich, José ^b   Tenhunen, Hannu ^a  

^a UNIVERSITY OF TURKU   (Finland)

^b UNIVERSITAT POLITÈCNICA DE VALÈNCIA   (Spain)

Author keywords

3D Networks on Chip; adaptive routing algorithm; analytical models; partitioning methods; unicast and multicast communication

Indexed keywords

ALGORITHMS; ANALYTICAL MODELS; COMMUNICATION; MICROPROCESSOR CHIPS; MODELS; MULTIPROCESSING SYSTEMS; REGRESSION ANALYSIS; THREE DIMENSIONAL;

ADAPTIVE ROUTING ALGORITHM; CACHE COHERENCE PROTOCOLS; MINIMAL ADAPTIVE ROUTING; MULTICAST COMMUNICATION; MULTICAST OPERATIONS; NETWORKS ON CHIPS; PARTITIONING METHODS; RECURSIVE PARTITIONING;

MULTICASTING;

EID: 84897490992     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/TC.2012.255     Document Type: Article

References (44)

1. W.J. Dally and B. Towles,"Route Packets, Not Wires: On-Chip Interconnection Networks,"Proc. 38th Design Automation Conf., pp. 684-689, 2001. (Pubitemid 32841038)
2. A. Jantsch and H. Tenhunen, Networks on Chip. Kluwer, 2003.
3. J. Duato, S. Yalamanchili, and L.M. Ni, Interconnection Networks: An Engineering Approach. Morgan Kaufmann Publishers, 2003.
4. K. Banerjee, S.J. Souri, P. Kapur, and K.C. Saraswat,"3D ICs: A Novel Chip Design for Improving Deep-Submicrometer Interconnect Performance and Systems-on-Chip Integration,"Proc. IEEE, vol. 89, no. 5, pp. 602-633, May 2001.
5. B.S. Feero and P.P. Pande,"Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation,"IEEE Trans. Computers, vol. 58, no. 1, pp. 32-45, Jan. 2009.
6. M. Daneshtalab, M. Ebrahimi, and J. Plosila,"HIBS-Novel Interlayer Bus Structure for Stacked Architectures,"Proc. IEEE Int'l 3D Systems Integration Conf. (3DIC), pp. 1-7, Jan. 2012.
7. H. Matsutani and M. Koibuchi,"Tightly-Coupled Multi-Layer Topologies for 3-D NoCs,"Proc. Int'l Conf. Parallel Processing (ICCP), p. 75, 2007.
8. C. Seiculescu, S. Murali, L. Benini, and G. De Micheli,"SunFloor 3D: A Tool for Networks on Chip Topology Synthesis for 3D Systems on Chips,"Proc. Design, Automation and Test in Europe Conf. and Exhibition (DATE), pp. 9-14, 2009.
9. V.F. Pavlidis and E.G. Friedman,"3-D Topologies for Networkson-Chip,"IEEE Trans. Very Large Scale Integration Systems, vol. 15, no. 10, pp. 1081-1090, Sept. 2007.
10. N.E. Jerger, L.S. Peh, and M. Lipasti,"Virtual Circuit Tree Multicasting: A Case for On-Chip Hardware Multicast Support,"Proc. 35th Int'l Symp. Computer Architecture (ISCA), pp. 229-240, 2008.
11. P. Abad, V. Puente, and J.A. Gregorio,"MRR: Enabling Fully Adaptive Multicast Routing for CMP Interconnection Networks,"Proc. IEEE 15th Int'l Symp. High Performance Computer Architecture (HPCA), pp. 355-366, 2009.
12. S.C. Woo, M. Ohara, E. Torrie, J.P. Singh, and A. Gupta,"The Splash-2 Programs: Characterization and Methodological Considerations, "Proc. 22nd Int'l Symp. Computer Architecture, pp. 24-36, 1995.
13. C. Bienia, S. Kumar, J.P. Singh, and K. Li,"The Parsec Benchmark Suite: Characterization and Architectural Implications,"Proc. 17th Int'l Conf. Parallel Architectures and Compilation Techniques, pp. 72-81, 2008.
14. C. Bienia, S. Kumar, and K. Li,"Parsec vs. Splash-2: A Quantitative Comparison of Two Multithreaded Benchmark Suites on Chip Multiprocessors, "Proc. IEEE Int'l Symp. Workload Characterization, pp. 47-56, 2008.
15. A. Patel and K. Ghose,"Energy-Efficient Mesi Cache Coherence with Pro-Active Snoop Filtering for Multicore Microprocessors" Proc. 13th Int'l Symp. Low Power Electronics and Design, pp. 247-252, 2008.
16. M. Martin, M. Hill, and D. Wood,"Token Coherence: Decoupling Performance and Correctness,"Proc. 30th Ann. Int'l Symp. Computer Architecture, pp. 182-193, 2003.
17. M.K. Martin et al.,"Multifacet's General Execution Driven Multiprocessor Simulator (GEMS) Toolset,"SIGARCH Computer Architecture News, vol. 33, no. 4, pp. 92-99, Nov. 2005.
18. X. Lin and L.M. Ni,"Multicast Communication in Multicomputer Networks,"IEEE Trans. Parallel and Distributed Systems, vol. 4, no. 10, pp. 1105-1117, Oct. 1993.
19. E. Carara and F.G. Moraes,"Deadlock-Free Multicast Routing Algorithm for Wormhole-Switched Mesh Networks-on-Chip,"Proc. IEEE CS Ann. Symp.VLSI (ISVLSI), pp. 341-346, 2008.
20. M. Daneshtalab et al.,"A Generic Adaptive Path-Based Routing Method for MPSoCs,"Elsevier J. Systems Architecture, vol. 57, no. 1, pp. 109-120, 2011.
21. R.V. Boppana, S. Chalasani, and C.S. Raghavendra,"Resource Deadlock and Performance of Wormhole Multicast Routing Algorithms,"IEEE Trans. Parallel and Distributed Systems, vol. 9, no. 6, pp. 535-549, June 1998. (Pubitemid 128743593)
22. D. Panda, S. Singal, and R. Kesavan,"Multi Destination Message Passing in Wormhole K-Ary N-Cube Networks with Base Routing Conformed Paths,"IEEE Trans. Parallel and Distributed Systems, vol. 10, no. 1, pp. 76-96, Jan. 1999.
23. J. Duato,"On the Design of Deadlock-Free Adaptive Routing Algorithms for Multicomputers: Theoretical Aspects,"Proc. Second Europe Distributed Memory Computing Conf., Apr. 1991.
24. M. Ebrahimi et al.,"HARAQ: Congestion-Aware Learning Model for Highly Adaptive Routing Algorithm in On-Chip Networks,"Proc. ACM/IEEE Sixth Int'l Symp. Networks-on-Chip (NOCS), pp. 19-26, May 2012.
25. M. Dehyadegari et al.,"An Adaptive Fuzzy Logic-Based Routing Algorithm for Networks-on-Chip,"Proc. IEEE/NASA-ESA 13th Int'l Conf. Adaptive Hardware and Systems (AHS), pp. 208-214, June 2011.
26. M. Ebrahimi et al.,"Exploring Partitioning Methods for 3D Networks-on-Chip Utilizing Adaptive Routing Model,"Proc. ACM/IEEE Fifth Int'l Symp. Networks-on-Chip (NOCS), pp. 73-80, May 2011.
27. L. Wang, H. Kim, and E.J. Kim,"Recursive Partitioning Multicast: A Bandwidth-Efficient routing for Networks-on-Chip,"Proc. Int'l Symp. Networks-on-Chip (NOCS), CA, pp. 64-73, 2009.
28. Z. Liu and J. Duato,"Adaptive Unicast and Multicast in 3D Mesh Networks,"Proc. 27th Hawaii Int'l Conf., vol. 1, pp. 173-182, 1994.
29. J. Duato,"A New Theory of Deadlock-Free Adaptive Multicast Routing in Wormhole Networks,"IEEE Trans. Parallel and Distributed Systems, vol. 4, no. 12, pp. 1320-1331, Dec. 1993.
30. E.O. Amnah and W.L. Zuo,"Hamiltonian Paths for Designing Deadlock-Free Multicasting Wormhole-Routing Algorithms in 3-D Meshes,"J. Applied Sciences, vol. 7, pp. 3410-3419, 2007.
31. L.M. Ni and P.K. McKinley,"A Survey of Wormhole Routing Techniques in Direct Networks,"Computer, vol. 26, no. 2, pp. 62-76, Feb. 1993.
32. R.S. Ramanujam and B. Lin,"Randomized Partially-Minimal Routing on Three-Dimensional Mesh Networks,"IEEE Computer Architecture Letters, vol. 7, no. 2, pp. 37-40, July-Dec. 2008.
33. X. Li, P.K. Mckinley, and L.M. Ni,"Deadlock-Free Multicast Wormhole Routing in 2-D Mesh Multicomputers,"IEEE Trans. Parallel and Distributed Systems, vol. 5, no. 8, pp. 793-804, Aug. 1994.
34. M. Ebrahimi, M. Daneshtalab, P. Liljeberg, P. Plosila, and H. Tenhunen,"A High-Performance Network Interface Architecture for NoCs Using Reorder Buffer Sharing,"Proc. 18th Euromicro Conf. Parallel, Distributed and Network-Based Processing (PDP), pp. 547-550, 2010.
35. H. Wang, X. Zhu, L.-S. Peh, and S. Malik,"Orion: A Power-Performance Simulator for Interconnection Networks,"Proc. ACM/IEEE 35th Ann. Int'l Symp. Microarchitecture (MICRO 35), pp. 294-305, 2002.
36. F. Li et al.,"Design and Management of 3D Chip Multiprocessors Using Network-in-Memory,"Proc. 33rd Ann. Int'l Symp. Computer Architecture (ISCA-33), pp. 130-141, 2006. (Pubitemid 46016610)
37. A.Y. Weldezion, M. Grange, D. Pamunuwa, Z. Lu, A. Jantsch, R. Weerasekera, and H. Tenhunen,"Scalability of Network-on-Chip Communication Architecture for 3D Meshes,"Proc. ACM/IEEE Third Int'l Symp. Networks-on-Chip, pp. 114-123, 2009.
38. D. Park et al.,"MIRA: A Multi-Layered On-Chip Interconnect Router Architecture,"Proc. 35th Int'l Symp. Computer Architecture (ISCA), pp. 251-261, 2008.
39. G. Chiu,"The Odd-Even Turn Model for Adaptive Routing,"IEEE Trans. Parallel and Distributed Systems, vol. 11, no. 7, pp. 729-738, July 2000.
40. N. Muralimanohar et al.,"Optimizing Nuca Organizations and Wiring Alternatives for Large Caches with Cacti 6.0,"Proc. IEEE/ ACM 40th Int'l Symp. Microarchitecture (MICRO), pp. 3-14, Dec. 2007.
41. I. Loi and L. Benini,"An Efficient Distributed Memory Interface for Many-Core Platform with 3D Stacked DRAM,"Proc. Design, Automation and Test in Europe Conf. and Exhibition (DATE), pp. 99-104, 2010.
42. P. Kongetira, K. Aingaran, and K. Olukotun,"Niagara: A 32-Way Multithreaded Sparc Processor,"IEEE Micro, vol. 25, no. 2, pp. 21-29, Mar./Apr. 2005. (Pubitemid 40784326)
43. B.M. Beckmann and D.A. Wood,"Managing Wire Delay in Large Chip-Multiprocessor Caches,"Proc. IEEE/ACM 37th Ann. Int'l Symp. Microarchitecture (MICRO), pp. 319-330, 2004. (Pubitemid 40927707)
44. I. Savidis et al.,"Electrical Modeling and Characterization of Through-Silicon Vias (TSVs) for 3D Integrated Circuits,"Microelectronics J., vol. 41, no. 1, pp. 9-16, 2010.