MRR: Enabling fully adaptive multicast routing for cmp interconnection networks

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2009, Pages 355-366

  Abad, Pablo ^a   Puente, Valentin ^a   Gregorio, Jose Angel ^a  

^a UNIVERSITY OF CANTABRIA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

ADAPTIVE CONTROL SYSTEMS; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; INTEGRATED CIRCUIT INTERCONNECTS; MULTICASTING; MULTIPROCESSING SYSTEMS; NETWORK ROUTING; TRAFFIC CONGESTION;

CHIP MULTIPROCESSOR; DESIRABLE FEATURES; DESTINATION TRAFFIC; EFFECTIVE BANDWIDTH; FULL-SYSTEM SIMULATION; MULTICAST ROUTING; MULTIPROCESSOR MACHINES; NET WORK UTILIZATION;

INTERCONNECTION NETWORKS (CIRCUIT SWITCHING);

EID: 64949116918     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2009.4798273     Document Type: Conference Paper

References (33)

1. Abad, P., Puente, V., and Gregorio, J.A. "Reducing the Interconnection Network Cost of Chip Multiprocessors". International Symposium on Networks-on-Chip (NOCS), pp.183-192. February 2008.
2. Abad, P., Puente, V., Gregorio, J.A., and Prieto, P. "Rotary router: an efficient architecture for CMP interconnection networks". 34th International Symposium on Computer Architecture (ISCA), pp.116-125. June 2007.
3. Adiga, N. et al. "An Overview of the BlueGene/L Supercomputer". ACM/IEEE Supercomputing Conference, pp.60. 2002.
4. Alameldeen, A.R., Mauer, C.J., Xu, M., Harper, P.J., Martin, M.M.K., Sorin, D.J., Hill, M.D., and Wood, D.A. "Evaluating non-deterministic multi-threaded commercial workloads". 5th Workshop on Computer Architecture Evaluation Using Commercial Workloads, pp.30-38. February 2002.
5. Beckmann, B. and Wood, D. "Managing Wire Delay in Large Chip-Multiprocessor Caches". 37th International Symposium on Microarchitecture (MICRO), pp.319-330. December 2004.
6. Burger, D. et al. "Scaling to the end of silicon with EDGE architectures". IEEE Computer, Volume 37, No 7, pp.44-55. 2004.
7. Chiang, C. and Ni, L.M. "Multi-address Encoding for Multicast". Proceedings of the First International Workshop on Parallel Computer Routing and Communication, Springer-Verlag, pp.146-160. 1994.
8. Conway, P. and Hughes, B. "The AMD Opteron Northbridge Architecture". IEEE Micro, Vol. 27, Issue 2, pp.10-21. March 2007.
9. Dally, W. and Towles, B. "Principles and Practices of Interconnection Networks". Morgan Kaufmann Publishers Inc. 2003.
10. Enright Jerger, N., Peh, L.S. and Lipasti, M. "Virtual Circuit Tree Multicasting: A Case for On-Chip Hardware Multicast Support". 35th International Symposium on Computer Architecture (ISCA). June 2008.
11. Hang-Sheng Wang, Xinping Zhu, Li-Shiuan Peh, and Malik, S. "Orion: a power-performance simulator for interconnection networks". 35th International Symposium on Microarchitecture (MICRO), pp.294-305. November 2002.
12. Held, J., Bautista, J., and Koehl, S. "From a Few Cores to Many: A Tera-scale Computing Research Overview". Intel Research (White Paper). 2006.
13. Henning, J. "Spec2000: Measuring CPU performance in the new millennium". IEEE Computer, pp.28-35. July 2000.
14. Jin, H., Frumkin, M., and Yan, J. "The OpenMP Implementation of NAS Parallel Benchmarks and its Performance". NASA Ames Research Center, Technical Report NAS-99-01. October 1999.
15. Kanter, D. "The Common System Interface: Intel's Future Interconnect". Real World Technologies. 2007.
16. Kermani, P. and Kleinrock, L. "Virtual Cut-Through: A New Computer Communication Switching Technique". Computer Networks, Vol. 3, pp.267-286. September 1979.
17. Kim, C., Burger, D., and Keckler, S.W. "An adaptive, non-uniform cache structure for wire-delay dominated onchip caches". ACM SIGPLAN Notices, Vol. 37, Issue 10, pp.211-222. October 2002.
18. Kumar, A., Kundu, P., Singh, A.P., Peh, L.S., and Jha, N.K. "A 4.6 Tbits/s 3.6 GHz Single-cycle NoC Router with a Novel Switch Allocator in 65nm CMOS". International Conference on Computer Design (ICCD). October 2007.
19. Kumar, D., Najjar, W., and Srimani, P. "A new adaptive hardware tree-based multicast routing in k-ary n-cubes". IEEE Transactions on Computers, Vol. 50, No. 7, pp.647-659. 2001.
20. Laudon, J. and Lenoski, D. "The SGI Origin: A ccnuma Highly Scalable Server". 24th International Symposium on Computer Architecture (ISCA), pp.241-251. 1997.
21. Lin, X. and Ni, L.M. "Deadlock-free multicast wormhole routing in multicomputer networks". 18th International Symposium on Computer Architecture (ISCA), pp.116-125. 1991.
22. Magnusson, P. et al. "Simics: A full system simulation platform". Computer, Vol. 35, No. 2, pp.50-58. 2002.
23. Malumbres, M.P., Duato, J., and Torrellas, J. "An Efficient Implementation of Tree-Based Multicast Routing for Distributed Shared-Memory Multiprocessors". 8th IEEE Symposium on Parallel and Distributed Processing (SPDP), pp.186. 1996.
24. Martin, M., Hill, M., and Wood, D. "Token Coherence: decoupling performance and correctness". 30th International Symposium on Computer Architecture (ISCA), pp.182-193. June 2003.
25. Martin, M.M.K. et al. "Multifacet's general executiondriven multiprocessor simulator (GEMS) toolset". SIGARCH Computer Architecture News, Vol. 33, No. 4, pp.92-99. November 2005
26. Mukherjee, S.S., Silla, F., Bannon, P., Emer, J., Lang, S., and Webb, D. "A comparative study of arbitration algorithms for the Alpha 21364 pipelined router". 10th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pp.223-234. October 2002.
27. Mullins, R., West, A., and Moore, S. "Low-latency virtual-channel routers for on-chip networks". 31st International Symposium on Computer Architecture (ISCA), pp.188-197. June 2004.
28. Puente, V., Beivide, R., Gregorio, J., Prellezo, J., Duato, J., and Izu, C. "Adaptive bubble router: a design to improve performance in torus networks". International Conference on Parallel Processing, pp.58-67. 1999.
29. Puente, V., Gregorio, J., and Beivide, R. "SICOSYS: an integrated framework for studying interconnection network performance in multiprocessor systems". 10th Euromicro Workshop on Parallel, Distributed and Network-based Processing, pp.15-22. September 2002.
30. Sivaram, R., Panda, D.K., and Stunkel, C.B. "Efficient Broadcast and Multicast on Multistage Interconnection Networks Using Multiport Encoding". IEEE Transactions on Parallel and Distributed Systems, Vol. 9, No. 10, pp.1004-1028. 1998.
31. Stunkel, C., Herring, J., Abali, B., and Sivaram, R. "A New Switch Chip for IBM RS/6000 SP Systems". ACM/IEEE Supercomputing Conference, pp.16. 1999.
32. Taylor, M.B. et al. "The Raw Microprocessor: A Computational Fabric for Software Circuits and General-Purpose Programs". IEEE Micro, Vol. 22, Issue 2, pp.25-35. 2002.
33. Turner, J. "An optimal nonblocking multicast virtual circuit switch". INFOCOM '94. Networking for Global Communications., 13th Proceedings IEEE, Vol. 1, pp.298-305. 1994.