Energy-efficient MESI cache coherence with pro-active snoop filtering for multicore microprocessors

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn , Issue , 2008, Pages 247-252

  Patel, Avadh ^a   Ghose, Kanad ^a  

^a State University of New York   (United States)

Author keywords

Cache coherence; Multicore microprocessor

Indexed keywords

CACHE COHERENCE; CORE DESIGNS; ENERGY SAVINGS; ENERGY-EFFICIENT; FILTER STRUCTURES; MULTICORE MICROPROCESSOR; SHARING INFORMATIONS; SNOOP FILTERING;

COHERENT LIGHT; DESIGN; ENERGY EFFICIENCY; LOW POWER ELECTRONICS; POWER ELECTRONICS;

MICROPROCESSOR CHIPS;

EID: 57549096176     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1393921.1393988     Document Type: Conference Paper

References (15)

1. Anderson, J. and Jayasimha, D. N., "Snoop Filter Line Replacement of Back Invalidates in Multi-Node Architectures", US Patent No. 6, 598, 123 Bl, July 22, 2003.
2. Briggs, F., Chitter, S. and Cheng, K., "Micro-architecture Techniques in the Intel E8870 Scalable Memory Controller", Proc. WMPI'04, 2004.
3. Cantin, J. F., Lipasti, M., and Smith, J. E.,' "Improving Multiprocessor Performance with Coarse Grain Coherence Tracking", in Proc. ISCA 2005.
4. Cantin, J. F. et al, "Coarse-Grain Coherence Tracking: RegionSCout and Region Coherence Arrays", Computer, June 2006.
5. Chintamani, S. and Iyer, R., "Design and Evaluation of Snoop Filters for Web Servers", in Proc. SPECTS'04, 2004.
6. Ghoneima, Maged et al, "Serial-Link Bus: A Low Power On-Chip Bus Architecture", Proc. 1CCAD, 2005.
7. Ekman, M., Dahlgren, F. and Stenstorm, P., "TLB and Snoop Energy Reduction using Virtual Caches in Low Power Chip-Multiprocessors", in Proc. ISLPED 2002.
8. Milo M. K. Martin, Daniel J. Sorin et al, "Multifacet's General Execution-driven Multiprocessor Simulator (GEMS) Toolset", in Computer Architecture News, September 2005
9. Kanter, D., "x86 Servers Brace for a Hurricane", available from http://www.realwordtech.com, April 2004.
10. Mamidipika, M.., "eCACTI: An Enhanced Power Estimation Model for On-Chip Caches", CECS TR, UC-Irvine, 2004.
11. Moshovos, A., et al, "JETTY: Filtering Snoops for Reduced Energy Consumptions in SMP Servers", in Proc. HPCA 2001.
12. Moshovos, A., "RegionScout: Exploiting Coarse-Grain Sharing in Snoop-based Coherence", in Proc. ISCA 2005.
13. Saldanha, C. and Lipasti, M., "Power-Efficient Cache Coherence", in Proc. Workshop on Memory Performance Issues, ISCA 2001.
14. Strauss, K., Shen, X. and Torellas, J., "Flexible Snooping: Adaptive Forwarding and Filtering of Snoops in Embedded-Ring Multiprocessors", Proc. 1SCA-2006.
15. Jason Zebchuk and Moshovos, A., "A Framework for Coarse-Grain Optimizations in the On-Chip Memory Hierarchy", in Proc. MICRO 2007.